[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20181217142215.17493-1-benjamin.gaignard@st.com>
Date: Mon, 17 Dec 2018 15:22:12 +0100
From: Benjamin Gaignard <benjamin.gaignard@...com>
To: <tglx@...utronix.de>, <jason@...edaemon.net>,
<marc.zyngier@....com>, <robh+dt@...nel.org>,
<mark.rutland@....com>, <alexandre.torgue@...com>
CC: <linux-kernel@...r.kernel.org>, <devicetree@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-stm32@...md-mailman.stormreply.com>,
Benjamin Gaignard <benjamin.gaignard@...com>
Subject: [PATCH v3 0/3] Make STM32 interrupt controller use hwspinlock
This series allow to protect STM32 interrupt controller configuration registers
with a hwspinlock to avoid conflicting accesses between processors.
version 3:
- with bindings patch
version 2:
- rework hwspinlock locking sequence in stm32 irqchip to take care of the
cases where hwspinlock node is disabled or not yet probed
Benjamin Gaignard (3):
dt-bindings: interrupt-controller: stm32: Document hwlock properties
irqchip: stm32: protect configuration registers with hwspinlock
ARM: dts: stm32: Add hwlock for irqchip on stm32mp157
.../interrupt-controller/st,stm32-exti.txt | 4 +
arch/arm/boot/dts/stm32mp157c.dtsi | 1 +
drivers/irqchip/irq-stm32-exti.c | 116 ++++++++++++++++++---
3 files changed, 105 insertions(+), 16 deletions(-)
--
2.15.0
Powered by blists - more mailing lists