lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 19 Dec 2018 00:14:37 +0100 From: Martin Blumenstingl <martin.blumenstingl@...glemail.com> To: Rob Herring <robh@...nel.org>, Hanjie Lin <hanjie.lin@...ogic.com> Cc: Lorenzo Pieralisi <lorenzo.pieralisi@....com>, Bjorn Helgaas <bhelgaas@...gle.com>, Yixun Lan <yixun.lan@...ogic.com>, Jianxin Pan <jianxin.pan@...ogic.com>, devicetree@...r.kernel.org, Kevin Hilman <khilman@...libre.com>, Shawn Lin <shawn.lin@...k-chips.com>, Philippe Ombredanne <pombredanne@...b.com>, linux-pci@...r.kernel.org, linux-kernel@...r.kernel.org, Yue Wang <yue.wang@...ogic.com>, Qiufang Dai <qiufang.dai@...ogic.com>, Jian Hu <jian.hu@...ogic.com>, Liang Yang <liang.yang@...ogic.com>, Cyrille Pitchen <cyrille.pitchen@...e-electrons.com>, Gustavo Pimentel <gustavo.pimentel@...opsys.com>, Carlo Caione <carlo@...one.org>, linux-amlogic@...ts.infradead.org, linux-arm-kernel@...ts.infradead.org, Jerome Brunet <jbrunet@...libre.com> Subject: Re: [PATCH v8 1/2] dt-bindings: PCI: meson: add DT bindings for Amlogic Meson PCIe controller Hi Rob, Hi Hanjie, (sorry for being late with my question) On Tue, Dec 18, 2018 at 9:05 AM Hanjie Lin <hanjie.lin@...ogic.com> wrote: [...] > +- reg-names: Must be > + - "elbi" External local bus interface registers > + - "cfg" Meson specific registers > + - "phy" Meson PCIE PHY registers I have learned that there are two PHY register designs: - AXG only has a PCIe PHY - G12A has a PHY which supports PCIe and USB 3.0. The PCIe part of this PHY design is compatible with AXG, but this design also supports a USB 3.0 port (it's an exclusive choice: either PCIe *or* USB 3.0) The PCIe controller itself is identical on both, AXG and G12A. This patch adds support for the AXG PCIe controller and PHY within one device-tree node. For G12A I propose to add a separate "phys" property with a phandle to the "combo" PCIe and USB3.0 PHY - this can be part of a separate patch though. I would like to know whether it's OK that for AXG the PCIe PHY is described in the same device-tree node as the PCIe controller (in other words: we're not using a "phys" property here)? Kind Regards Martin
Powered by blists - more mailing lists