linux-kernel - [PATCH v5 0/2] phy: zynqmp: Add phy driver for xilinx zynqmp phy core

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-ID: <1545140733-20689-1-git-send-email-anurag.kumar.vulisha@xilinx.com>
Date:   Tue, 18 Dec 2018 19:15:31 +0530
From:   Anurag Kumar Vulisha <anurag.kumar.vulisha@...inx.com>
To:     <kishon@...com>, <robh+dt@...nel.org>,
        Mark Rutland <mark.rutland@....com>,
        <vivek.gautam@...eaurora.org>
CC:     Michal Simek <michals@...inx.com>, <v.anuragkumar@...il.com>,
        sundeep subbaraya <sundeep.lkml@...il.com>,
        <apandey@...inx.com>, <linux-kernel@...r.kernel.org>,
        <linux-arm-kernel@...ts.infradead.org>,
        <devicetree@...r.kernel.org>,
        Anurag Kumar Vulisha <anurag.kumar.vulisha@...inx.com>
Subject: [PATCH v5 0/2] phy: zynqmp: Add phy driver for xilinx zynqmp phy core

ZynqMP serial input output unit (SIOU) is a high-speed serial interface block
that acts as a phy interface for the PCIe, USB 3.0, DisplayPort, SATA, and
Ethernet controllers. These controllers use any one among the available four
multigigabit transceivers for high-speed communication with their link partners
outside the SOC

ZynqMP SIOU supports multiple protocols working at different reference clock
frequencies to operate simultaneously. Each of the four lanes will be having
a dedicated PLL associated which generates the desired frequency required by
the protocol configured based on the reference clock input given. Using this
driver, user can select the desired reference clock frequency for each of
lane 0, lane 1, lane 2, and lane 3 respectively. Each lane can be programmed
to have its own reference clock or can share reference clock from its
neighboring lane, this is called as "Clock Sharing". This driver supports
the above mentioned clock sharing aswell.

These set of patches add support SIOU support by adding zynqmp-phy driver to
linux.

This patch series is based on the initial work done by "Subbaraya Sundeep"
https://lore.kernel.org/patchwork/patch/635317/

Changes in v5:
	1. No functional changes. Added missing Author name

Changes in v4:
	1. Fixed the changes in phy-zynqmp.txt as suggested by "Rob Herring"
	2. Moved the dt-bindings patch from 2nd to 1st

Changes in v3:
	1. Corrected the Documentation as suggested by "Vivek Gautam"

Changes in v2:
	1. Fixed the compilation error when compiled phy-zynqmp.c as a module
	2. Added CONFIG_PM macro in phy-zynqmp.c driver

Anurag Kumar Vulisha (2):
  phy: zynqmp: Add dt bindings for ZynqMP phy
  phy: zynqmp: Add phy driver for xilinx zynqmp phy core

 .../devicetree/bindings/phy/phy-zynqmp.txt         |  109 ++
 drivers/phy/Kconfig                                |    8 +
 drivers/phy/Makefile                               |    1 +
 drivers/phy/phy-zynqmp.c                           | 1582 ++++++++++++++++++++
 include/dt-bindings/phy/phy.h                      |    2 +
 include/linux/phy/phy-zynqmp.h                     |   52 +
 6 files changed, 1754 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/phy/phy-zynqmp.txt
 create mode 100644 drivers/phy/phy-zynqmp.c
 create mode 100644 include/linux/phy/phy-zynqmp.h

-- 
2.1.1