[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <1545203073-10659-1-git-send-email-Anson.Huang@nxp.com>
Date: Wed, 19 Dec 2018 07:09:10 +0000
From: Anson Huang <anson.huang@....com>
To: "daniel.lezcano@...aro.org" <daniel.lezcano@...aro.org>,
"tglx@...utronix.de" <tglx@...utronix.de>,
"robh+dt@...nel.org" <robh+dt@...nel.org>,
"mark.rutland@....com" <mark.rutland@....com>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>
CC: dl-linux-imx <linux-imx@....com>
Subject: [PATCH V3] dt-bindings: timer: gpt: update binding doc
The i.MX GPT timer driver binding doc is out of date,
update it according to current GPT timer driver.
Signed-off-by: Anson Huang <Anson.Huang@....com>
---
.../devicetree/bindings/timer/fsl,imxgpt.txt | 35 ++++++++++++++++++----
1 file changed, 29 insertions(+), 6 deletions(-)
diff --git a/Documentation/devicetree/bindings/timer/fsl,imxgpt.txt b/Documentation/devicetree/bindings/timer/fsl,imxgpt.txt
index 9809b11..a7f23a6 100644
--- a/Documentation/devicetree/bindings/timer/fsl,imxgpt.txt
+++ b/Documentation/devicetree/bindings/timer/fsl,imxgpt.txt
@@ -2,17 +2,40 @@ Freescale i.MX General Purpose Timer (GPT)
Required properties:
-- compatible : should be "fsl,<soc>-gpt"
-- reg : Specifies base physical address and size of the registers.
-- interrupts : A list of 4 interrupts; one per timer channel.
-- clocks : The clocks provided by the SoC to drive the timer.
+- compatible : should be one of following:
+
+ should be "fsl,imx1-gpt" for i.MX1;
+
+ should be one of following for i.MX21/i.MX27:
+ - "fsl,imx21-gpt",
+ - "fsl,imx27-gpt",
+
+ should be one of following for i.MX31/i.MX25/i.MX50/i.MX51/i.MX53/i.MX6Q:
+ - "fsl,imx31-gpt",
+ - "fsl,imx25-gpt",
+ - "fsl,imx50-gpt",
+ - "fsl,imx51-gpt",
+ - "fsl,imx53-gpt",
+ - "fsl,imx6q-gpt",
+
+ should be one of following for i.MX6DL/i.MX6SL/i.MX6SX:
+ - "fsl,imx6dl-gpt",
+ - "fsl,imx6sl-gpt",
+ - "fsl,imx6sx-gpt".
+
+- reg : specifies base physical address and size of the registers.
+- interrupts : should be the gpt interrupt.
+- clocks : the clocks provided by the SoC to drive the timer, must contain
+ an entry for each entry in clock-names.
+- clock-names : must include "ipg" entry first, then "per" entry.
Example:
gpt1: timer@...03000 {
- compatible = "fsl,imx27-gpt", "fsl,imx1-gpt";
+ compatible = "fsl,imx27-gpt", "fsl,imx21-gpt";
reg = <0x10003000 0x1000>;
interrupts = <26>;
- clocks = <&clks 46>, <&clks 61>;
+ clocks = <&clks IMX27_CLK_GPT1_IPG_GATE>,
+ <&clks IMX27_CLK_PER1_GATE>;
clock-names = "ipg", "per";
};
--
2.7.4
Powered by blists - more mailing lists