linux-kernel - Re: [PATCH] RISC-V: defconfig: Enable Generic PCIE by default

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <541e8b85bc2d3010741daadddc71ada52b847b8f.camel@wdc.com>
Date:   Fri, 21 Dec 2018 19:22:41 +0000
From:   Alistair Francis <Alistair.Francis@....com>
To:     "paul.walmsley@...ive.com" <paul.walmsley@...ive.com>
CC:     "palmer@...ive.com" <palmer@...ive.com>,
        "linux-riscv@...ts.infradead.org" <linux-riscv@...ts.infradead.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] RISC-V: defconfig: Enable Generic PCIE by default

On Fri, 2018-12-21 at 11:13 -0800, Paul Walmsley wrote:
> Hello Alistair,
> 
> On Fri, 21 Dec 2018, Alistair Francis wrote:
> 
> > Enable generic PCIe by default in the RISC-V defconfig, this allows
> > us
> > to use QEMU's PCIe support out of the box. Also remove the Xilinx
> > PCIe
> > support by default as this is rarely used and conflicts with the
> > more
> > commonly used (out of tree) MicroSemi PCIe root complex.
> 
> There are many folks working on FPGAs who use the Xilinx driver.
> 
> Also, we should not remove support for an in-tree driver because an 
> out-of-tree driver conflicts.  The right approach is to get the 
> out-of-tree driver upstream.

I'm happy to keep it in.

When the MicroSemi driver does eventually go upstream this will
probably have to be discussed though as either the config or device
tree will need to be edited to ensure only one PCIe device is present.

> 
> Enabling general support for PCIe in the defconfig should be fine,
> though.

Ok, I'll send a v2 with the Xilinx PCIe still enabled.

Alistair

> 
> 
> - Paul
>