lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 15 Jan 2019 10:05:22 +0000 From: Yogesh Narayan Gaur <yogeshnarayan.gaur@....com> To: "linux-mtd@...ts.infradead.org" <linux-mtd@...ts.infradead.org>, "boris.brezillon@...tlin.com" <boris.brezillon@...tlin.com>, "broonie@...nel.org" <broonie@...nel.org>, "marek.vasut@...il.com" <marek.vasut@...il.com>, "vigneshr@...com" <vigneshr@...com>, "linux-spi@...r.kernel.org" <linux-spi@...r.kernel.org>, "devicetree@...r.kernel.org" <devicetree@...r.kernel.org> CC: "tudor.ambarus@...rochip.com" <tudor.ambarus@...rochip.com>, "robh@...nel.org" <robh@...nel.org>, "mark.rutland@....com" <mark.rutland@....com>, "shawnguo@...nel.org" <shawnguo@...nel.org>, "linux-arm-kernel@...ts.infradead.org" <linux-arm-kernel@...ts.infradead.org>, "computersforpeace@...il.com" <computersforpeace@...il.com>, "frieder.schrempf@...eet.de" <frieder.schrempf@...eet.de>, "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>, Yogesh Narayan Gaur <yogeshnarayan.gaur@....com> Subject: [PATCH v7 3/5] mtd: m25p80: add support of octal mode I/O transfer Add support for octal mode I/O data transfer based on the controller (spi) mode. Assign hw-capability mask bits for octal transfer. Signed-off-by: Yogesh Narayan Gaur <yogeshnarayan.gaur@....com> --- drivers/mtd/devices/m25p80.c | 9 ++++++++- 1 file changed, 8 insertions(+), 1 deletion(-) diff --git a/drivers/mtd/devices/m25p80.c b/drivers/mtd/devices/m25p80.c index c4a1d04b8c80..651bab6d4e31 100644 --- a/drivers/mtd/devices/m25p80.c +++ b/drivers/mtd/devices/m25p80.c @@ -195,7 +195,14 @@ static int m25p_probe(struct spi_mem *spimem) spi_mem_set_drvdata(spimem, flash); flash->spimem = spimem; - if (spi->mode & SPI_RX_QUAD) { + if (spi->mode & SPI_RX_OCTAL) { + hwcaps.mask |= SNOR_HWCAPS_READ_1_1_8; + + if (spi->mode & SPI_TX_OCTAL) + hwcaps.mask |= (SNOR_HWCAPS_READ_1_8_8 | + SNOR_HWCAPS_PP_1_1_8 | + SNOR_HWCAPS_PP_1_8_8); + } else if (spi->mode & SPI_RX_QUAD) { hwcaps.mask |= SNOR_HWCAPS_READ_1_1_4; if (spi->mode & SPI_TX_QUAD) -- 2.17.1
Powered by blists - more mailing lists