[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20190117063603.GH25498@builder>
Date: Wed, 16 Jan 2019 22:36:03 -0800
From: Bjorn Andersson <bjorn.andersson@...aro.org>
To: Jorge Ramirez-Ortiz <jorge.ramirez-ortiz@...aro.org>
Cc: robh+dt@...nel.org, mark.rutland@....com, andy.gross@...aro.org,
david.brown@...aro.org, sboyd@...nel.org, will.deacon@....com,
mturquette@...libre.com, jassisinghbrar@...il.com,
vkoul@...nel.org, niklas.cassel@...aro.org, sibis@...eaurora.org,
georgi.djakov@...aro.org, arnd@...db.de,
horms+renesas@...ge.net.au, heiko@...ech.de,
enric.balletbo@...labora.com, jagan@...rulasolutions.com,
olof@...om.net, amit.kucheria@...aro.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-clk@...r.kernel.org
Subject: Re: [PATCH 12/13] arm64: dts: qcom: qcs404: Add cpufreq support
On Mon 17 Dec 01:46 PST 2018, Jorge Ramirez-Ortiz wrote:
> Support CPU frequency scaling on qcs404.
>
Reviewed-by: Bjorn Andersson <bjorn.andersson@...aro.org>
> Co-developed-by: Niklas Cassel <niklas.cassel@...aro.org>
> Signed-off-by: Niklas Cassel <niklas.cassel@...aro.org>
> Signed-off-by: Jorge Ramirez-Ortiz <jorge.ramirez-ortiz@...aro.org>
> ---
> arch/arm64/boot/dts/qcom/qcs404.dtsi | 8 ++++++++
> 1 file changed, 8 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/qcom/qcs404.dtsi b/arch/arm64/boot/dts/qcom/qcs404.dtsi
> index 2d9e70e..5a14887 100644
> --- a/arch/arm64/boot/dts/qcom/qcs404.dtsi
> +++ b/arch/arm64/boot/dts/qcom/qcs404.dtsi
> @@ -30,6 +30,8 @@
> reg = <0x100>;
> enable-method = "psci";
> next-level-cache = <&L2_0>;
> + clocks = <&apcs_glb>;
> + operating-points-v2 = <&cpu_opp_table>;
> };
>
> CPU1: cpu@101 {
> @@ -38,6 +40,8 @@
> reg = <0x101>;
> enable-method = "psci";
> next-level-cache = <&L2_0>;
> + clocks = <&apcs_glb>;
> + operating-points-v2 = <&cpu_opp_table>;
> };
>
> CPU2: cpu@102 {
> @@ -46,6 +50,8 @@
> reg = <0x102>;
> enable-method = "psci";
> next-level-cache = <&L2_0>;
> + clocks = <&apcs_glb>;
> + operating-points-v2 = <&cpu_opp_table>;
> };
>
> CPU3: cpu@103 {
> @@ -54,6 +60,8 @@
> reg = <0x103>;
> enable-method = "psci";
> next-level-cache = <&L2_0>;
> + clocks = <&apcs_glb>;
> + operating-points-v2 = <&cpu_opp_table>;
> };
>
> L2_0: l2-cache {
> --
> 2.7.4
>
Powered by blists - more mailing lists