lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 22 Jan 2019 09:00:14 +0000 From: Yogesh Narayan Gaur <yogeshnarayan.gaur@....com> To: "robh@...nel.org" <robh@...nel.org>, "shawnguo@...nel.org" <shawnguo@...nel.org> CC: "mark.rutland@....com" <mark.rutland@....com>, "linux-arm-kernel@...ts.infradead.org" <linux-arm-kernel@...ts.infradead.org>, "computersforpeace@...il.com" <computersforpeace@...il.com>, "frieder.schrempf@...tron.de" <frieder.schrempf@...tron.de>, "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>, "linux-mtd@...ts.infradead.org" <linux-mtd@...ts.infradead.org>, "bbrezillon@...nel.org" <bbrezillon@...nel.org>, "marek.vasut@...il.com" <marek.vasut@...il.com>, "broonie@...nel.org" <broonie@...nel.org>, "linux-spi@...r.kernel.org" <linux-spi@...r.kernel.org>, "devicetree@...r.kernel.org" <devicetree@...r.kernel.org> Subject: RE: [PATCH v8 2/5] dt-bindings: spi: add binding file for NXP FlexSPI controller Hi Rob / Shawn, Can you please apply patches [1] [2]. -- Regards, Yogesh Gaur [1] https://patchwork.ozlabs.org/patch/1025136/ [2] https://patchwork.ozlabs.org/patch/1025137/ > -----Original Message----- > From: Yogesh Narayan Gaur > Sent: Tuesday, January 15, 2019 5:30 PM > To: linux-mtd@...ts.infradead.org; bbrezillon@...nel.org; > marek.vasut@...il.com; broonie@...nel.org; linux-spi@...r.kernel.org; > devicetree@...r.kernel.org > Cc: robh@...nel.org; mark.rutland@....com; shawnguo@...nel.org; linux- > arm-kernel@...ts.infradead.org; computersforpeace@...il.com; > frieder.schrempf@...tron.de; linux-kernel@...r.kernel.org; Yogesh Narayan > Gaur <yogeshnarayan.gaur@....com> > Subject: [PATCH v8 2/5] dt-bindings: spi: add binding file for NXP FlexSPI > controller > > Add binding file for NXP FlexSPI controller > > Signed-off-by: Yogesh Narayan Gaur <yogeshnarayan.gaur@....com> > Reviewed-by: Rob Herring <robh@...nel.org> > --- > Changes for v8: > - None > Changes for v7: > - None > Changes for v6: > - None > Changes for v5: > - None > Changes for v4: > - Incorporated Rob review comments. > Changes for v3: > - Removed node property 'big-endian'. > Changes for v2: > - Incorporated Rob review comments. > > .../devicetree/bindings/spi/spi-nxp-fspi.txt | 39 +++++++++++++++++++ > 1 file changed, 39 insertions(+) > create mode 100644 Documentation/devicetree/bindings/spi/spi-nxp-fspi.txt > > diff --git a/Documentation/devicetree/bindings/spi/spi-nxp-fspi.txt > b/Documentation/devicetree/bindings/spi/spi-nxp-fspi.txt > new file mode 100644 > index 000000000000..2cd67eb727d4 > --- /dev/null > +++ b/Documentation/devicetree/bindings/spi/spi-nxp-fspi.txt > @@ -0,0 +1,39 @@ > +* NXP Flex Serial Peripheral Interface (FSPI) > + > +Required properties: > + - compatible : Should be "nxp,lx2160a-fspi" > + - reg : First contains the register location and length, > + Second contains the memory mapping address and length > + - reg-names : Should contain the resource reg names: > + - fspi_base: configuration register address space > + - fspi_mmap: memory mapped address space > + - interrupts : Should contain the interrupt for the device > + > +Required SPI slave node properties: > + - reg : There are two buses (A and B) with two chip selects each. > + This encodes to which bus and CS the flash is connected: > + - <0>: Bus A, CS 0 > + - <1>: Bus A, CS 1 > + - <2>: Bus B, CS 0 > + - <3>: Bus B, CS 1 > + > +Example showing the usage of two SPI NOR slave devices on bus A: > + > +fspi0: spi@...0000 { > + compatible = "nxp,lx2160a-fspi"; > + reg = <0x0 0x20c0000 0x0 0x10000>, <0x0 0x20000000 0x0 > 0x10000000>; > + reg-names = "fspi_base", "fspi_mmap"; > + interrupts = <0 25 0x4>; /* Level high type */ > + clocks = <&clockgen 4 3>, <&clockgen 4 3>; > + clock-names = "fspi_en", "fspi"; > + > + mt35xu512aba0: flash@0 { > + reg = <0>; > + .... > + }; > + > + mt35xu512aba1: flash@1 { > + reg = <1>; > + .... > + }; > +}; > -- > 2.17.1
Powered by blists - more mailing lists