| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <20190125081013.21663-1-peng.ma@nxp.com>
Date: Fri, 25 Jan 2019 08:10:12 +0000
From: Peng Ma <peng.ma@....com>
To: axboe@...nel.dk, shawnguo@...nel.org
Cc: robh+dt@...nel.org, mark.rutland@....com, leoyang.li@....com,
linux-ide@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
andy.tang@....com, Peng Ma <peng.ma@....com>
Subject: [v5 1/2] dt-bindings: ahci-fsl-qoriq: add lx2160a chip name to the list
Add lx2160a compatible to bindings documentation.
Signed-off-by: Peng Ma <peng.ma@....com>
---
changed for V5:
- change the lxx2160a to lx2160a
.../devicetree/bindings/ata/ahci-fsl-qoriq.txt | 2 +-
1 files changed, 1 insertions(+), 1 deletions(-)
diff --git a/Documentation/devicetree/bindings/ata/ahci-fsl-qoriq.txt b/Documentation/devicetree/bindings/ata/ahci-fsl-qoriq.txt
index 7c3ca0e..9ecc019 100644
--- a/Documentation/devicetree/bindings/ata/ahci-fsl-qoriq.txt
+++ b/Documentation/devicetree/bindings/ata/ahci-fsl-qoriq.txt
@@ -3,7 +3,7 @@ Binding for Freescale QorIQ AHCI SATA Controller
Required properties:
- reg: Physical base address and size of the controller's register area.
- compatible: Compatibility string. Must be 'fsl,<chip>-ahci', where
- chip could be ls1021a, ls1043a, ls1046a, ls1088a, ls2080a etc.
+ chip could be ls1021a, ls1043a, ls1046a, ls1088a, ls2080a, lx2160a, etc.
- clocks: Input clock specifier. Refer to common clock bindings.
- interrupts: Interrupt specifier. Refer to interrupt binding.
--
1.7.1
Powered by blists - more mailing lists