[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <38a56fc1-09fa-a35a-fcef-e265f1608b83@gmail.com>
Date: Fri, 8 Feb 2019 16:04:52 +0100
From: Matthias Brugger <matthias.bgg@...il.com>
To: Seiya Wang <seiya.wang@...iatek.com>,
Rob Herring <robh+dt@...nel.org>,
Mark Rutland <mark.rutland@....com>
Cc: devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-mediatek@...ts.infradead.org, linux-kernel@...r.kernel.org,
srv_heupstream@...iatek.com
Subject: Re: [PATCH v1 1/1] arm64: dts: mt8173: add pmu nodes for mt8173
On 09/01/2019 09:21, Seiya Wang wrote:
> This patch adds the device nodes of ARM Performance Monitor Uint
> for mt8173.
>
> Signed-off-by: Seiya Wang <seiya.wang@...iatek.com>
> ---
> arch/arm64/boot/dts/mediatek/mt8173.dtsi | 14 ++++++++++++++
> 1 file changed, 14 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/mediatek/mt8173.dtsi b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
> index 412ffd4d426b..44374c506a1c 100644
> --- a/arch/arm64/boot/dts/mediatek/mt8173.dtsi
> +++ b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
> @@ -216,6 +216,20 @@
> };
> };
>
> + pmu_a53 {
> + compatible = "arm,cortex-a53-pmu";
> + interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_LOW>,
> + <GIC_SPI 9 IRQ_TYPE_LEVEL_LOW>;
> + interrupt-affinity = <&cpu0>, <&cpu1>;
> + };
> +
> + pmu_a72 {
> + compatible = "arm,cortex-a72-pmu";
> + interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_LOW>,
> + <GIC_SPI 13 IRQ_TYPE_LEVEL_LOW>;
> + interrupt-affinity = <&cpu2>, <&cpu3>;
> + };
There is no a72 but a a57 CPU present.
Typo?
Regards,
Matthias
> +
> psci {
> compatible = "arm,psci-1.0", "arm,psci-0.2", "arm,psci";
> method = "smc";
>
Powered by blists - more mailing lists