linux-kernel - Re: [PATCH 0/2] ARM errata 814220

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <CAK8P3a0mbEqfzQhP0qX3kSnErBLws9ojkmbVQng9HhujFLCMvA@mail.gmail.com>
Date:   Wed, 13 Feb 2019 15:52:21 +0100
From:   Arnd Bergmann <arnd@...db.de>
To:     Benjamin Gaignard <benjamin.gaignard@...aro.org>
Cc:     Russell King - ARM Linux <linux@...linux.org.uk>,
        Alexandre Torgue <alexandre.torgue@...com>,
        Linux ARM <linux-arm-kernel@...ts.infradead.org>,
        Linux Kernel Mailing List <linux-kernel@...r.kernel.org>,
        linux-stm32@...md-mailman.stormreply.com
Subject: Re: [PATCH 0/2] ARM errata 814220

On Wed, Feb 13, 2019 at 10:56 AM Benjamin Gaignard
<benjamin.gaignard@...aro.org> wrote:
>
> Implement ARM errata 814220 for Cortex A7.
>
> This patch has been wroten by Jason Liu years ago but never send upstream.
> I have tried to contact the author on multiple email addresses but I haven't
> found any valid one...
> I have keep Jason's sign-off and just rebase the patch on to v5-rc6.
>
> Benjamin Gaignard (2):
>   ARM: errata 814220-B-Cache maintenance by set/way operations can
>     execute out of order.
>   ARM: stm32: select ARM errata 814220
>
>  arch/arm/Kconfig            | 10 ++++++++++
>  arch/arm/mach-stm32/Kconfig |  1 +
>  arch/arm/mm/cache-v7.S      |  3 +++
>  3 files changed, 14 insertions(+)

Looks good to me,

Acked-by: Arnd Bergmann <arnd@...db.de>

It probably makes most sense to keep them as a series, either
through the soc tree or Russell's patch tracker, so feel free to add
it there, and have them both in the stm32 soc branch for arm-soc
if Russell prefers.

As we have a number of Cortex-A7 based platforms with all
kinds of revisions, I wonder if we should also select the workaround
for the others. I can probably figure out which SoC platforms
are based on Cortex-A7, but I have no idea about the revisions,
so that might mean we'd have to do it for all of them. According
to the latest TRM I found, only revisions r0p0 through r0p5
exist, and the erraturm text lists r0p2 through r0p5, which may
mean all products ever shipped in practice (the oldest public
TRM from 2012 already describe r0p3).

     Arnd