lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 13 Feb 2019 20:38:03 +0530 From: Rajneesh Bhardwaj <rajneesh.bhardwaj@...ux.intel.com> To: platform-driver-x86@...r.kernel.org Cc: dvhart@...radead.org, andy@...radead.org, linux-kernel@...r.kernel.org, Rajneesh Bhardwaj <rajneesh.bhardwaj@...ux.intel.com>, "David E. Box" <david.e.box@...el.com>, Srinivas Pandruvada <srinivas.pandruvada@...ux.intel.com> Subject: [PATCH v2 03/10] platform/x86: intel_pmc_core: Fix PCH IP name For Cannonlake and Icelake, the IP name for Res_6 should be SPF i.e. South Port F. No functional change is intended other than just renaming the IP appropriately. Cc: "David E. Box" <david.e.box@...el.com> Cc: Srinivas Pandruvada <srinivas.pandruvada@...ux.intel.com> Fixes: 291101f6a735 ("platform/x86: intel_pmc_core: Add CannonLake PCH support") Signed-off-by: Rajneesh Bhardwaj <rajneesh.bhardwaj@...ux.intel.com> --- drivers/platform/x86/intel_pmc_core.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/platform/x86/intel_pmc_core.c b/drivers/platform/x86/intel_pmc_core.c index 9f143cdbea05..80936e6bdc61 100644 --- a/drivers/platform/x86/intel_pmc_core.c +++ b/drivers/platform/x86/intel_pmc_core.c @@ -203,7 +203,7 @@ static const struct pmc_bit_map cnp_pfear_map[] = { {"CNVI", BIT(3)}, {"UFS0", BIT(4)}, {"EMMC", BIT(5)}, - {"Res_6", BIT(6)}, + {"SPF", BIT(6)}, {"SBR6", BIT(7)}, {"SBR7", BIT(0)}, -- 2.17.1
Powered by blists - more mailing lists