| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Fri, 15 Feb 2019 10:53:38 -0500
From: Yangtao Li <tiny.windzz@...il.com>
To: maxime.ripard@...tlin.com, wens@...e.org, robh+dt@...nel.org,
mark.rutland@....com
Cc: linux-arm-kernel@...ts.infradead.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, Yangtao Li <tiny.windzz@...il.com>
Subject: [PATCH v3 4/4] arm64: dts: allwinner: h6: Add CPU Operating Performance Points table
Add an OPP (Operating Performance Points) table for the CPU cores to
enable DVFS (Dynamic Voltage & Frequency Scaling) on the H6. This
information comes from github.
When the four CPUs are running at 1.8 GHz, 100% busy, it is easy to heat
up and make the system restart. And currently H6 does not support the
thermal driver, can not get the temperature information of the cpu to
control the highest frequency. So temporarily remove the opp of 1.8GHz.
When the four CPUs operate at 1.4 GHz, 100% busy, the temperature is
stable at about 90 degrees, and the system can still operate normally.
Signed-off-by: Yangtao Li <tiny.windzz@...il.com>
---
arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi | 55 ++++++++++++++++++++
1 file changed, 55 insertions(+)
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
index 723f5d991a74..84fb47062fe6 100644
--- a/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
+++ b/arch/arm64/boot/dts/allwinner/sun50i-h6.dtsi
@@ -28,6 +28,8 @@
enable-method = "psci";
clocks = <&ccu CLK_CPUX>;
clock-latency-ns = <244144>; /* 8 32k periods */
+ operating-points-v2 = <&cpu_opp_table>;
+ #cooling-cells = <2>;
};
cpu1: cpu@1 {
@@ -37,6 +39,8 @@
enable-method = "psci";
clocks = <&ccu CLK_CPUX>;
clock-latency-ns = <244144>; /* 8 32k periods */
+ operating-points-v2 = <&cpu_opp_table>;
+ #cooling-cells = <2>;
};
cpu2: cpu@2 {
@@ -46,6 +50,8 @@
enable-method = "psci";
clocks = <&ccu CLK_CPUX>;
clock-latency-ns = <244144>; /* 8 32k periods */
+ operating-points-v2 = <&cpu_opp_table>;
+ #cooling-cells = <2>;
};
cpu3: cpu@3 {
@@ -55,6 +61,55 @@
enable-method = "psci";
clocks = <&ccu CLK_CPUX>;
clock-latency-ns = <244144>; /* 8 32k periods */
+ operating-points-v2 = <&cpu_opp_table>;
+ #cooling-cells = <2>;
+ };
+ };
+
+ cpu_opp_table: opp_table {
+ compatible = "operating-points-v2";
+ opp-shared;
+
+ opp@...000000 {
+ opp-hz = /bits/ 64 <480000000>;
+ opp-microvolt = <800000 800000 880000>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+
+ opp@...000000 {
+ opp-hz = /bits/ 64 <720000000>;
+ opp-microvolt = <800000 800000 880000>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+
+ opp@...000000 {
+ opp-hz = /bits/ 64 <816000000>;
+ opp-microvolt = <800000 800000 880000>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+
+ opp@...000000 {
+ opp-hz = /bits/ 64 <888000000>;
+ opp-microvolt = <800000 800000 940000>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+
+ opp@...0000000 {
+ opp-hz = /bits/ 64 <1080000000>;
+ opp-microvolt = <840000 840000 1060000>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+
+ opp@...0000000 {
+ opp-hz = /bits/ 64 <1320000000>;
+ opp-microvolt = <900000 900000 1160000>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+
+ opp@...8000000 {
+ opp-hz = /bits/ 64 <1488000000>;
+ opp-microvolt = <960000 960000 1160000>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
};
};
--
2.17.0
Powered by blists - more mailing lists