lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  PHC 
Open Source and information security mailing list archives
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Date:   Sun, 17 Feb 2019 11:54:13 +0800
From:   Xiongfeng Wang <>
To:     <>, <>,
        <>, <>,
        <>, <>
CC:     <>, <>,
        <>, <>,
Subject: [PATCH v3 0/2] Work around for Hisilicon CPPC cpufreq

Hisilicon chips do not support delivered performance counter register
and reference performance counter register. But the platform can
calculate the real performance using its own method. This patch provide
a workaround for this problem, and other platforms can also use this
workaround framework. We reuse the desired performance register to
store the real performance calculated by the platform. After the
platform finished the frequency adjust, it gets the real performance and
writes it into desired performance register. OS can use it to calculate
the real frequency.


v2 -> v3:
	Recontruct 'cppc_get_desired_perf'.
	Rename 'cppc_workaround_info' to 'cppc_workaround_oem_info'
	Drop 'get_rate' member from struct cppc_workaround_oem_info
	Change 'cppc_wa_get_rate' pointer to a flag to indicate whether
	we need to aplly the workaround.
	Move the new functions to the beginning of cppc-cpufreq.c

Xiongfeng Wang (2):
  ACPI / CPPC: Add a helper to get desired performance
  cpufreq / cppc: Work around for Hisilicon CPPC cpufreq

 drivers/acpi/cppc_acpi.c       | 39 +++++++++++++++++++++++++
 drivers/cpufreq/cppc_cpufreq.c | 66 ++++++++++++++++++++++++++++++++++++++++++
 include/acpi/cppc_acpi.h       |  1 +
 3 files changed, 106 insertions(+)


Powered by blists - more mailing lists