lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date:   Wed, 20 Feb 2019 09:09:27 +0000
From:   Peng Ma <peng.ma@....com>
To:     Mian Yousaf Kaukab <ykaukab@...e.de>
CC:     "axboe@...nel.dk" <axboe@...nel.dk>,
        "shawnguo@...nel.org" <shawnguo@...nel.org>,
        "robh+dt@...nel.org" <robh+dt@...nel.org>,
        "mark.rutland@....com" <mark.rutland@....com>,
        Leo Li <leoyang.li@....com>,
        "linux-ide@...r.kernel.org" <linux-ide@...r.kernel.org>,
        "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        "linux-arm-kernel@...ts.infradead.org" 
        <linux-arm-kernel@...ts.infradead.org>,
        Andy Tang <andy.tang@....com>
Subject: RE: [v5 2/2] arm64: dts: lx2160a: add sata node support

Hi Yousaf,

To set sata bit of ecc-addr will affect all sata controllers, The v6 patch has been sent will fixed the remap error when two or more sata controllers be probed, please review.
Thanks.

Best Regards,
Peng
>-----Original Message-----
>From: Peng Ma
>Sent: 2019年2月14日 17:19
>To: 'Mian Yousaf Kaukab' <ykaukab@...e.de>
>Cc: axboe@...nel.dk; shawnguo@...nel.org; robh+dt@...nel.org;
>mark.rutland@....com; Leo Li <leoyang.li@....com>;
>linux-ide@...r.kernel.org; devicetree@...r.kernel.org;
>linux-kernel@...r.kernel.org; linux-arm-kernel@...ts.infradead.org; Andy Tang
><andy.tang@....com>
>Subject: RE: [v5 2/2] arm64: dts: lx2160a: add sata node support
>
>
>
>>-----Original Message-----
>>From: Mian Yousaf Kaukab <ykaukab@...e.de>
>>Sent: 2019年2月13日 3:01
>>To: Peng Ma <peng.ma@....com>
>>Cc: axboe@...nel.dk; shawnguo@...nel.org; robh+dt@...nel.org;
>>mark.rutland@....com; Leo Li <leoyang.li@....com>;
>>linux-ide@...r.kernel.org; devicetree@...r.kernel.org;
>>linux-kernel@...r.kernel.org; linux-arm-kernel@...ts.infradead.org;
>>Andy Tang <andy.tang@....com>
>>Subject: Re: [v5 2/2] arm64: dts: lx2160a: add sata node support
>>
>>On Fri, Jan 25, 2019 at 08:10:13AM +0000, Peng Ma wrote:
>>> Add SATA device nodes for fsl-lx2160a and enable support for QDS and
>>> RDB boards.
>>>
>>> Signed-off-by: Peng Ma <peng.ma@....com>
>>> ---
>>> changed for V5:
>>> 	- no change
>>>
>>>  arch/arm64/boot/dts/freescale/fsl-lx2160a-qds.dts |   16 +++++++
>>>  arch/arm64/boot/dts/freescale/fsl-lx2160a-rdb.dts |   16 +++++++
>>>  arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi    |   44
>>+++++++++++++++++++++
>>>  3 files changed, 76 insertions(+), 0 deletions(-)
>>>
>>> diff --git a/arch/arm64/boot/dts/freescale/fsl-lx2160a-qds.dts
>>> b/arch/arm64/boot/dts/freescale/fsl-lx2160a-qds.dts
>>> index 99a22ab..1a5acf6 100644
>>> --- a/arch/arm64/boot/dts/freescale/fsl-lx2160a-qds.dts
>>> +++ b/arch/arm64/boot/dts/freescale/fsl-lx2160a-qds.dts
>>> @@ -95,6 +95,22 @@
>>>  	};
>>>  };
>>>
>>> +&sata0 {
>>> +	status = "okay";
>>> +};
>>> +
>>> +&sata1 {
>>> +	status = "okay";
>>> +};
>>> +
>>> +&sata2 {
>>> +	status = "okay";
>>> +};
>>> +
>>> +&sata3 {
>>> +	status = "okay";
>>> +};
>>> +
>>>  &uart0 {
>>>  	status = "okay";
>>>  };
>>> diff --git a/arch/arm64/boot/dts/freescale/fsl-lx2160a-rdb.dts
>>> b/arch/arm64/boot/dts/freescale/fsl-lx2160a-rdb.dts
>>> index 6481e5f..5b6799e 100644
>>> --- a/arch/arm64/boot/dts/freescale/fsl-lx2160a-rdb.dts
>>> +++ b/arch/arm64/boot/dts/freescale/fsl-lx2160a-rdb.dts
>>> @@ -102,6 +102,22 @@
>>>  	};
>>>  };
>>>
>>> +&sata0 {
>>> +	status = "okay";
>>> +};
>>> +
>>> +&sata1 {
>>> +	status = "okay";
>>> +};
>>> +
>>> +&sata2 {
>>> +	status = "okay";
>>> +};
>>> +
>>> +&sata3 {
>>> +	status = "okay";
>>> +};
>>> +
>>>  &uart0 {
>>>  	status = "okay";
>>>  };
>>> diff --git a/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
>>> b/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
>>> index a79f5c1..592034b 100644
>>> --- a/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
>>> +++ b/arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi
>>> @@ -671,6 +671,50 @@
>>>  			status = "disabled";
>>>  		};
>>>
>>> +		sata0: sata@...0000 {
>>> +			compatible = "fsl,lx2160a-ahci";
>>> +			reg = <0x0 0x3200000 0x0 0x10000>,
>>> +			      <0x7 0x100520 0x0 0x4>;
>>> +			reg-names = "ahci", "sata-ecc";
>>> +			interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>;
>>> +			clocks = <&clockgen 4 3>;
>>> +			dma-coherent;
>>> +			status = "disabled";
>>> +		};
>>> +
>>> +		sata1: sata@...0000 {
>>> +			compatible = "fsl,lx2160a-ahci";
>>> +			reg = <0x0 0x3210000 0x0 0x10000>,
>>> +			      <0x7 0x100520 0x0 0x4>;
>>> +			reg-names = "ahci", "sata-ecc";
>>> +			interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>;
>>> +			clocks = <&clockgen 4 3>;
>>> +			dma-coherent;
>>> +			status = "disabled";
>>> +		};
>>> +
>>> +		sata2: sata@...0000 {
>>> +			compatible = "fsl,lx2160a-ahci";
>>> +			reg = <0x0 0x3220000 0x0 0x10000>,
>>> +			      <0x7 0x100520 0x0 0x4>;
>>> +			reg-names = "ahci", "sata-ecc";
>>> +			interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
>>> +			clocks = <&clockgen 4 3>;
>>> +			dma-coherent;
>>> +			status = "disabled";
>>> +		};
>>> +
>>> +		sata3: sata@...0000 {
>>> +			compatible = "fsl,lx2160a-ahci";
>>> +			reg = <0x0 0x3230000 0x0 0x10000>,
>>> +			      <0x7 0x100520 0x0 0x4>;
>>You are using same reg values for sata-ecc in all sata instances. Does
>>this actually work? No errors when the ahci_qoriq driver do ioremap on
>>it while probing second instance and onward?
>>
> Thanks for you point out the problem. I will fixed it with two or more sata
>enable.
>>fsl-ls208xa.dtsi is the only other file here with multiple sata
>>instances and it doesn’t care about sata-ecc.
>>
>The ls208xa platforms is not necessary to set sata-ecc addr.
>BR,
>Peng
>>> +			reg-names = "ahci", "sata-ecc";
>>> +			interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;
>>> +			clocks = <&clockgen 4 3>;
>>> +			dma-coherent;
>>> +			status = "disabled";
>>> +		};
>>> +
>>>  		smmu: iommu@...0000 {
>>>  			compatible = "arm,mmu-500";
>>>  			reg = <0 0x5000000 0 0x800000>;
>>
>>BR,
>>Yousaf

Powered by blists - more mailing lists