linux-kernel - [GIT PULL] irqchip updates for Linux 5.1

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [day] [month] [year] [list]
Message-Id: <20190222160515.4704-1-marc.zyngier@arm.com>
Date:   Fri, 22 Feb 2019 16:05:15 +0000
From:   Marc Zyngier <marc.zyngier@....com>
To:     Thomas Gleixner <tglx@...utronix.de>
Cc:     Aaro Koskinen <aaro.koskinen@....fi>,
        Anup Patel <anup@...infault.org>,
        Atish Patra <atish.patra@....com>,
        Christoph Hellwig <hch@....de>,
        Dong Aisheng <aisheng.dong@....com>,
        Doug Berger <opendmb@...il.com>,
        Florian Fainelli <f.fainelli@...il.com>,
        Ganapatrao Kulkarni <gkulkarni@...vell.com>,
        Hanjun Guo <guohanjun@...wei.com>,
        Jiaxun Yang <jiaxun.yang@...goat.com>,
        Julien Thierry <julien.thierry@....com>,
        Li Wei <liwei391@...wei.com>,
        Lucas Stach <l.stach@...gutronix.de>,
        Rob Herring <robh@...nel.org>,
        Shameer Kolothum <shameerali.kolothum.thodi@...wei.com>,
        Shanker Donthineni <shankerd@...eaurora.org>,
        Zenghui Yu <yuzenghui@...wei.com>,
        Jason Cooper <jason@...edaemon.net>,
        linux-kernel@...r.kernel.org
Subject: [GIT PULL] irqchip updates for Linux 5.1

Hi Thomas,

Here's the set of irqchip and related changes that I've queued for 5.1.
The most interesting change is Julien's pseudo-NMI series, which will be
used on arm64. The rest is the usual set of new interrupt controllers
(Loongson LS1X), feature updates (irqsteer, PLIC, GICv3), and bug fixes
(i8259, PLIC, GICv3).

Please note that the NMI series is also in the arm64 tree, since there is a
dependency between the core code the and architecture-specific backend.

Please pull,

	M.

The following changes since commit 49a57857aeea06ca831043acbb0fa5e0f50602fd:

  Linux 5.0-rc3 (2019-01-21 13:14:44 +1300)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/maz/arm-platforms.git tags/irqchip-5.1

for you to fetch changes up to 28528fca4908142bd1a3247956cba56c9c667d71:

  irqchip/imx-irqsteer: Add multi output interrupts support (2019-02-22 09:23:46 +0000)

----------------------------------------------------------------
irqchip updates for Linux 5.1

- Core pseudo-NMI handling code
- Allow the default irq domain to be retrieved
- A new interrupt controller for the Loongson LS1X platform
- Affinity support for the SiFive PLIC
- Better support for the iMX irqsteer driver
- NUMA aware memory allocations for GICv3
- A handful of other fixes (i8259, GICv3, PLIC)

----------------------------------------------------------------
Aaro Koskinen (1):
      irqchip/i8259: Fix shutdown order by moving syscore_ops registration

Aisheng Dong (4):
      dt-binding: irq: imx-irqsteer: Use irq number instead of group number
      dt-bindings: irq: imx-irqsteer: Add multi output interrupts support
      irqchip/imx-irqsteer: Change to use reg_num instead of irq_group
      irqchip/imx-irqsteer: Add multi output interrupts support

Anup Patel (4):
      irqchip/sifive-plic: Pre-compute context hart base and enable base
      irqchip/sifive-plic: Add warning in plic_init() if handler already present
      irqchip/sifive-plic: Differentiate between PLIC handler and context
      irqchip/sifive-plic: Implement irq_set_affinity() for SMP host

Atish Patra (1):
      irqchip/irq-sifive-plic: Check and continue in case of an invalid cpuid.

Doug Berger (1):
      irqchip/brcmstb-l2: Use _irqsave locking variants in non-interrupt code

Jiaxun Yang (2):
      irqchip: Add driver for Loongson-1 interrupt controller
      dt-bindings: interrupt-controller: loongson ls1x intc

Julien Thierry (5):
      genirq: Provide basic NMI management for interrupt lines
      genirq: Provide NMI management for percpu_devid interrupts
      genirq: Provide NMI handlers
      irqdesc: Add domain handler for NMIs
      genirq: Fix wrong name in request_percpu_nmi() description

Marc Zyngier (1):
      irqdomain: Allow the default irq domain to be retrieved

Shanker Donthineni (1):
      irqchip/gicv3-its: Use NUMA aware memory allocation for ITS tables

Zenghui Yu (1):
      irqchip/gic-v3-its: Avoid parsing _indirect_ twice for Device table

 .../bindings/interrupt-controller/fsl,irqsteer.txt |  11 +-
 .../interrupt-controller/loongson,ls1x-intc.txt    |  24 ++
 drivers/irqchip/Kconfig                            |   9 +
 drivers/irqchip/Makefile                           |   1 +
 drivers/irqchip/irq-brcmstb-l2.c                   |  10 +-
 drivers/irqchip/irq-gic-v3-its.c                   |  28 +-
 drivers/irqchip/irq-i8259.c                        |   9 +-
 drivers/irqchip/irq-imx-irqsteer.c                 | 115 ++++--
 drivers/irqchip/irq-ls1x.c                         | 192 ++++++++++
 drivers/irqchip/irq-sifive-plic.c                  | 116 ++++--
 include/linux/interrupt.h                          |  18 +
 include/linux/irq.h                                |  10 +
 include/linux/irqdesc.h                            |   5 +
 include/linux/irqdomain.h                          |   1 +
 kernel/irq/chip.c                                  |  54 +++
 kernel/irq/debugfs.c                               |   6 +-
 kernel/irq/internals.h                             |   2 +
 kernel/irq/irqdesc.c                               |  35 ++
 kernel/irq/irqdomain.c                             |  14 +
 kernel/irq/manage.c                                | 405 ++++++++++++++++++++-
 20 files changed, 964 insertions(+), 101 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/interrupt-controller/loongson,ls1x-intc.txt
 create mode 100644 drivers/irqchip/irq-ls1x.c