lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Date:   Fri, 22 Feb 2019 18:04:51 +0000
From:   Will Deacon <will.deacon@....com>
To:     linux-arch@...r.kernel.org
Cc:     linux-kernel@...r.kernel.org, andrew.murray@....com, arnd@...db.de,
        catalin.marinas@....com, geert@...ux-m68k.org, palmer@...ive.com,
        Will Deacon <will.deacon@....com>
Subject: [PATCH v2 0/3] Ensure inX() is ordered wrt delay() routines

Hi all,

This is version two of the patches I previously posted here:

  https://lore.kernel.org/lkml/20190211174544.4302-1-will.deacon@arm.com/T/#u

Changes since v2 include:

  * Incorporate riscv changes from Palmer
  * Update macro definitions as suggested by Geert
  * Extend to cover non-port reads via __io_ar() as well

Feedback welcome,

Will

--->8

Will Deacon (3):
  asm-generic/io: Pass result of I/O accessor to __io_[p]ar()
  riscv: io: Update __io_[p]ar() macros to take an argument
  arm64: io: Hook up __io_par() for inX() ordering

 arch/arm64/include/asm/io.h |  1 +
 arch/riscv/include/asm/io.h | 36 ++++++++++++++++++------------------
 include/asm-generic/io.h    | 20 ++++++++++----------
 3 files changed, 29 insertions(+), 28 deletions(-)

-- 
2.11.0

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ