lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 28 Feb 2019 15:31:53 -0300 From: Fabio Estevam <festevam@...il.com> To: Daniel Baluta <daniel.baluta@....com> Cc: "shawnguo@...nel.org" <shawnguo@...nel.org>, "S.j. Wang" <shengjiu.wang@....com>, "angus@...ea.ca" <angus@...ea.ca>, "robh+dt@...nel.org" <robh+dt@...nel.org>, "mark.rutland@....com" <mark.rutland@....com>, "s.hauer@...gutronix.de" <s.hauer@...gutronix.de>, "kernel@...gutronix.de" <kernel@...gutronix.de>, "l.stach@...gutronix.de" <l.stach@...gutronix.de>, Abel Vesa <abel.vesa@....com>, "ccaione@...libre.com" <ccaione@...libre.com>, "baruch@...s.co.il" <baruch@...s.co.il>, "agx@...xcpu.org" <agx@...xcpu.org>, "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>, "linux-arm-kernel@...ts.infradead.org" <linux-arm-kernel@...ts.infradead.org>, "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>, dl-linux-imx <linux-imx@....com>, Aisheng Dong <aisheng.dong@....com>, "kuninori.morimoto.gx@...esas.com" <kuninori.morimoto.gx@...esas.com>, "spencercw@...il.com" <spencercw@...il.com> Subject: Re: [PATCH v4 3/5] arm64: dts: imx8mq: Add SAI2 node On Wed, Feb 27, 2019 at 3:38 AM Daniel Baluta <daniel.baluta@....com> wrote: > + sai2: sai@...b0000 { > + #sound-dai-cells = <0>; > + compatible = "fsl,imx8mq-sai", > + "fsl,imx6sx-sai"; > + reg = <0x308b0000 0x10000>; > + interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>; > + clocks = <&clk IMX8MQ_CLK_SAI2_IPG>, > + <&clk IMX8MQ_CLK_DUMMY>, > + <&clk IMX8MQ_CLK_SAI2_ROOT>, > + <&clk IMX8MQ_CLK_DUMMY>, <&clk IMX8MQ_CLK_DUMMY>; > + clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3"; mclk0 is not a valid entry as per the binding doc.
Powered by blists - more mailing lists