[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <47d5ee65-4614-59e3-4b23-b67030b2f5d2@intel.com>
Date: Fri, 8 Mar 2019 14:14:36 +0200
From: Adrian Hunter <adrian.hunter@...el.com>
To: Sowjanya Komatineni <skomatineni@...dia.com>,
ulf.hansson@...aro.org, robh+dt@...nel.org, mark.rutland@....com,
riteshh@...eaurora.org
Cc: thierry.reding@...il.com, jonathanh@...dia.com, anrao@...dia.com,
linux-tegra@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-mmc@...r.kernel.org, devicetree@...r.kernel.org
Subject: Re: [PATCH V1 09/11] mmc: cqhci: add CQHCI_SSC1 register CBC field
mask
On 2/03/19 7:20 AM, Sowjanya Komatineni wrote:
> This patch adds define for CBC field mask of the register
> CQHCI_SSC1.
>
> Signed-off-by: Sowjanya Komatineni <skomatineni@...dia.com>
Acked-by: Adrian Hunter <adrian.hunter@...el.com>
> ---
> drivers/mmc/host/cqhci.h | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/drivers/mmc/host/cqhci.h b/drivers/mmc/host/cqhci.h
> index f96d8565cc07..f1dc48c7436f 100644
> --- a/drivers/mmc/host/cqhci.h
> +++ b/drivers/mmc/host/cqhci.h
> @@ -88,6 +88,7 @@
>
> /* send status config 1 */
> #define CQHCI_SSC1 0x40
> +#define CQHCI_SSC1_CBC_MASK GENMASK(19, 16)
>
> /* send status config 2 */
> #define CQHCI_SSC2 0x44
>
Powered by blists - more mailing lists