| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <1552310346-7629-89-git-send-email-info@metux.net> Date: Mon, 11 Mar 2019 14:18:40 +0100 From: "Enrico Weigelt, metux IT consult" <info@...ux.net> To: linux-kernel@...r.kernel.org Subject: [PATCH 088/114] drivers: irqchip: Kconfig: pedantic formatting Formatting of Kconfig files doesn't look so pretty, so let the Great White Handkerchief come around and clean it up. Signed-off-by: Enrico Weigelt, metux IT consult <info@...ux.net> --- drivers/irqchip/Kconfig | 52 ++++++++++++++++++++++++------------------------- 1 file changed, 26 insertions(+), 26 deletions(-) diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig index 5438abb..134c7c8 100644 --- a/drivers/irqchip/Kconfig +++ b/drivers/irqchip/Kconfig @@ -251,9 +251,9 @@ config VERSATILE_FPGA_IRQ select IRQ_DOMAIN config VERSATILE_FPGA_IRQ_NR - int - default 4 - depends on VERSATILE_FPGA_IRQ + int + default 4 + depends on VERSATILE_FPGA_IRQ config XTENSA_MX bool @@ -276,8 +276,8 @@ config KEYSTONE_IRQ tristate "Keystone 2 IRQ controller IP" depends on ARCH_KEYSTONE help - Support for Texas Instruments Keystone 2 IRQ controller IP which - is part of the Keystone 2 IPC mechanism + Support for Texas Instruments Keystone 2 IRQ controller IP which + is part of the Keystone 2 IPC mechanism config MIPS_GIC bool @@ -291,11 +291,11 @@ config INGENIC_IRQ default y config RENESAS_H8300H_INTC - bool + bool select IRQ_DOMAIN config RENESAS_H8S_INTC - bool + bool select IRQ_DOMAIN config IMX_GPCV2 @@ -328,7 +328,7 @@ config MVEBU_PIC bool config MVEBU_SEI - bool + bool config LS_SCFG_MSI def_bool y if SOC_LS1021A || ARCH_LAYERSCAPE @@ -367,20 +367,20 @@ config IRQ_UNIPHIER_AIDET Support for the UniPhier AIDET (ARM Interrupt Detector). config MESON_IRQ_GPIO - bool "Meson GPIO Interrupt Multiplexer" - depends on ARCH_MESON - select IRQ_DOMAIN - select IRQ_DOMAIN_HIERARCHY - help - Support Meson SoC Family GPIO Interrupt Multiplexer + bool "Meson GPIO Interrupt Multiplexer" + depends on ARCH_MESON + select IRQ_DOMAIN + select IRQ_DOMAIN_HIERARCHY + help + Support Meson SoC Family GPIO Interrupt Multiplexer config GOLDFISH_PIC - bool "Goldfish programmable interrupt controller" - depends on MIPS && (GOLDFISH || COMPILE_TEST) - select IRQ_DOMAIN - help - Say yes here to enable Goldfish interrupt controller driver used - for Goldfish based virtual platforms. + bool "Goldfish programmable interrupt controller" + depends on MIPS && (GOLDFISH || COMPILE_TEST) + select IRQ_DOMAIN + help + Say yes here to enable Goldfish interrupt controller driver used + for Goldfish based virtual platforms. config QCOM_PDC bool "QCOM PDC" @@ -431,10 +431,10 @@ config SIFIVE_PLIC bool "SiFive Platform-Level Interrupt Controller" depends on RISCV help - This enables support for the PLIC chip found in SiFive (and - potentially other) RISC-V systems. The PLIC controls devices - interrupts and connects them to each core's local interrupt - controller. Aside from timer and software interrupts, all other - interrupt sources are subordinate to the PLIC. + This enables support for the PLIC chip found in SiFive (and + potentially other) RISC-V systems. The PLIC controls devices + interrupts and connects them to each core's local interrupt + controller. Aside from timer and software interrupts, all other + interrupt sources are subordinate to the PLIC. - If you don't know what to do here, say Y. + If you don't know what to do here, say Y. -- 1.9.1
Powered by blists - more mailing lists