linux-kernel - RE: [PATCH v3 1/2] media: dt-bindings: media: xilinx: Add Xilinx MIPI CSI-2 Rx Subsystem

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <CY4PR02MB2709BECF081E32B5D4EA5354A7490@CY4PR02MB2709.namprd02.prod.outlook.com>
Date:   Tue, 12 Mar 2019 04:36:28 +0000
From:   Vishal Sagar <vsagar@...inx.com>
To:     Luca Ceresoli <luca@...aceresoli.net>,
        Vishal Sagar <vishal.sagar@...inx.com>,
        Hyun Kwon <hyunk@...inx.com>,
        "laurent.pinchart@...asonboard.com" 
        <laurent.pinchart@...asonboard.com>,
        "mchehab@...nel.org" <mchehab@...nel.org>,
        "robh+dt@...nel.org" <robh+dt@...nel.org>,
        "mark.rutland@....com" <mark.rutland@....com>,
        Michal Simek <michals@...inx.com>,
        "linux-media@...r.kernel.org" <linux-media@...r.kernel.org>,
        "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
        "sakari.ailus@...ux.intel.com" <sakari.ailus@...ux.intel.com>,
        "hans.verkuil@...co.com" <hans.verkuil@...co.com>,
        "linux-arm-kernel@...ts.infradead.org" 
        <linux-arm-kernel@...ts.infradead.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        Dinesh Kumar <dineshk@...inx.com>,
        Sandip Kothari <sandipk@...inx.com>
Subject: RE: [PATCH v3 1/2] media: dt-bindings: media: xilinx: Add Xilinx MIPI
 CSI-2 Rx Subsystem

Hi Luca,

> -----Original Message-----
> From: Luca Ceresoli [mailto:luca@...aceresoli.net]
> Sent: Monday, March 11, 2019 5:38 PM
> To: Vishal Sagar <vsagar@...inx.com>; Vishal Sagar <vishal.sagar@...inx.com>;
> Hyun Kwon <hyunk@...inx.com>; laurent.pinchart@...asonboard.com;
> mchehab@...nel.org; robh+dt@...nel.org; mark.rutland@....com; Michal
> Simek <michals@...inx.com>; linux-media@...r.kernel.org;
> devicetree@...r.kernel.org; sakari.ailus@...ux.intel.com;
> hans.verkuil@...co.com; linux-arm-kernel@...ts.infradead.org; linux-
> kernel@...r.kernel.org; Dinesh Kumar <dineshk@...inx.com>; Sandip Kothari
> <sandipk@...inx.com>
> Subject: Re: [PATCH v3 1/2] media: dt-bindings: media: xilinx: Add Xilinx MIPI
> CSI-2 Rx Subsystem
> 
> Hi Vishal,
> 
> On 08/03/19 20:04, Vishal Sagar wrote:
> >>> +Optional properties:
> >>> +--------------------
> >>> +- xlnx,vfb: This is present when Video Format Bridge is enabled.
> >>> +  Without this property the driver won't be loaded as IP won't be able to
> >> generate
> >>> +  media bus format compliant stream output.
> >>> +- xlnx,en-csi-v2-0: Present if CSI v2 is enabled in IP configuration.
> >>> +- xlnx,en-vcx: When present, there are maximum 16 virtual channels, else
> >>> +  only 4. This is present only if xlnx,en-csi-v2-0 is present.
> >>> +- xlnx,en-active-lanes: Enable Active lanes configuration in Protocol
> >>> +  Configuration Register.
> >>
> >> This doesn't seem very clear to me. According to my understanding of the
> >> IP and driver, I'd rather rephrase as:
> >>
> >> - xlnx,en-active-lanes: present if the number of active lanes can be
> >>   reconfigured at runtime in the Protocol Configuration Register.
> >>   If present, the V4L2_CID_XILINX_MIPICSISS_ACT_LANES is added.
> >>   Otherwise all lanes are always active.
> >>
> >
> > Your description is better. I will update with this in next version.
> 
> Ok, thanks. But I just noticed an error in my own words...
> "V4L2_CID_XILINX_MIPICSISS_ACT_LANES is added" ->
> "V4L2_CID_XILINX_MIPICSISS_ACT_LANES control is added".
> 
> --
> Luca

Ok I will do this in next round of patch.

Regards
Vishal Sagar