| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20190318100605.29120-5-benjamin.gaignard@st.com>
Date: Mon, 18 Mar 2019 11:06:02 +0100
From: Benjamin Gaignard <benjamin.gaignard@...com>
To: <broonie@...nel.org>, <robh@...nel.org>, <arnd@...db.de>,
<shawnguo@...nel.org>, <s.hauer@...gutronix.de>,
<fabio.estevam@....com>
CC: <linux-kernel@...r.kernel.org>, <loic.pallardy@...com>,
<benjamin.gaignard@...aro.org>, <kernel@...gutronix.de>,
<linux-imx@....com>, <linux-arm-kernel@...ts.infradead.org>,
<gregkh@...uxfoundation.org>,
Benjamin Gaignard <benjamin.gaignard@...com>
Subject: [RESEND PATCH 4/7] devicetree: bindings: domainsctrl: Add STM32 ETZPC bindings
Describe STM32 Extended TrustZone Protection bindings.
Signed-off-by: Benjamin Gaignard <benjamin.gaignard@...com>
---
.../devicetree/bindings/bus/domains/st,stm32-etzpc.txt | 14 ++++++++++++++
1 file changed, 14 insertions(+)
create mode 100644 Documentation/devicetree/bindings/bus/domains/st,stm32-etzpc.txt
diff --git a/Documentation/devicetree/bindings/bus/domains/st,stm32-etzpc.txt b/Documentation/devicetree/bindings/bus/domains/st,stm32-etzpc.txt
new file mode 100644
index 000000000000..8f0a990ab59c
--- /dev/null
+++ b/Documentation/devicetree/bindings/bus/domains/st,stm32-etzpc.txt
@@ -0,0 +1,14 @@
+STMicroelectronics STM32 Extended TrustZone Protection driver
+
+Required properties:
+ - compatible : must be "st,stm32-etzpc"
+ - reg : physical base address of the IP registers and length of memory
+ mapped region.
+ - #domainctrl-cells : must be 2
+
+Example:
+ etzpc@...07000 {
+ compatible = "st,stm32-etzpc";
+ reg = <0x5c007000 0x400>;
+ #domainctrl-cells = <2>;
+ };
--
2.15.0
Powered by blists - more mailing lists