[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <799cd61d-e73b-d979-f5e0-9f4ce1de7d03@ti.com>
Date: Tue, 19 Mar 2019 18:14:27 +0530
From: Lokesh Vutla <lokeshvutla@...com>
To: Marc Zyngier <marc.zyngier@....com>
CC: Nishanth Menon <nm@...com>,
Device Tree Mailing List <devicetree@...r.kernel.org>,
<jason@...edaemon.net>, Peter Ujfalusi <peter.ujfalusi@...com>,
Tony Lindgren <tony@...mide.com>, Sekhar Nori <nsekhar@...com>,
<linux-kernel@...r.kernel.org>, Tero Kristo <t-kristo@...com>,
Rob Herring <robh+dt@...nel.org>,
Santosh Shilimkar <ssantosh@...nel.org>, <tglx@...utronix.de>,
Linux ARM Mailing List <linux-arm-kernel@...ts.infradead.org>
Subject: Re: [PATCH v5 06/10] irqchip: ti-sci-intr: Add support for Interrupt
Router driver
Hi Marc,
[..snip..]
>
>> suggested to investigate the x86 two phase allocation mechanism for the
>> INTA driver.
>
> Sorry, Ill try to explore this path. Any pointers to the doc/code will be really
> helpful :)
I have been trying hard to get some information on this for past few days but I
can't find anything in kernel. Can you point me to some doc/code for the x86 two
phase allocation of irqs?
Thanks and regards,
Lokesh
Powered by blists - more mailing lists