[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20190322085807.30216-1-rogerq@ti.com>
Date: Fri, 22 Mar 2019 10:58:03 +0200
From: Roger Quadros <rogerq@...com>
To: <kishon@...com>
CC: <nsekhar@...com>, <vigneshr@...com>,
<linux-kernel@...r.kernel.org>, Roger Quadros <rogerq@...com>
Subject: [PATCH 0/4] phy: ti-pipe3: Match TRM sequence & settings
Hi Kishon,
We need to follow the TRM sequence and settings to ensure
that the DPLL & PHY operates correctly over the entire
temperature range.
Tested for SATA and USB. PCIe not tested.
Since this is a bug fix, please queue this for v5.1-rc. Thanks.
cheers,
-roger
Roger Quadros (4):
phy: ti-pipe3: Introduce mode property in driver data
phy: ti-pipe3: improve DPLL stability for SATA & USB
phy: ti-pipe3: Fix SATA & USB PHY power up sequence
phy: ti-pipe3: Fix PCIe power up sequence
drivers/phy/ti/phy-ti-pipe3.c | 362 +++++++++++++++++++++++++---------
1 file changed, 265 insertions(+), 97 deletions(-)
--
Texas Instruments Finland Oy, Porkkalankatu 22, 00180 Helsinki.
Y-tunnus/Business ID: 0615521-4. Kotipaikka/Domicile: Helsinki
Powered by blists - more mailing lists