linux-kernel - [PATCH] arm64: dts: msm8998: Add UFS phy reset

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-Id: <20190326170518.157317-1-evgreen@chromium.org>
Date:   Tue, 26 Mar 2019 10:05:18 -0700
From:   Evan Green <evgreen@...omium.org>
To:     Marc Gonzalez <marc.w.gonzalez@...e.fr>,
        Andy Gross <andy.gross@...aro.org>
Cc:     Evan Green <evgreen@...omium.org>, devicetree@...r.kernel.org,
        linux-arm-msm@...r.kernel.org, linux-kernel@...r.kernel.org,
        Rob Herring <robh+dt@...nel.org>,
        David Brown <david.brown@...aro.org>,
        Mark Rutland <mark.rutland@....com>
Subject: [PATCH] arm64: dts: msm8998: Add UFS phy reset

With the new refactoring at [1], the UFS phy now controls its own
destiny in toggling the phy reset bit within the UFS host controller.
Add the DT pieces needed to 1) expose the reset controller from the
HC, and 2) use it from the PHY. This series is based atop linux-next
plus Marc's series at [2].

Signed-off-by: Evan Green <evgreen@...omium.org>

[1] https://lore.kernel.org/lkml/20190321171800.104681-1-evgreen@chromium.org/
[2] https://lore.kernel.org/lkml/43768d77-80b7-9cdc-b6e0-08ec4a026c21@free.fr/

---
I haven't tested this. Marc, I'm hoping you'll test this out and hijack this
patch if it needs any fixups.

 arch/arm64/boot/dts/qcom/msm8998.dtsi | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/arch/arm64/boot/dts/qcom/msm8998.dtsi b/arch/arm64/boot/dts/qcom/msm8998.dtsi
index 3d0aeb3211de..d59a2c5fe83a 100644
--- a/arch/arm64/boot/dts/qcom/msm8998.dtsi
+++ b/arch/arm64/boot/dts/qcom/msm8998.dtsi
@@ -990,6 +990,7 @@
 			interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>;
 			phys = <&ufsphy_lanes>;
 			phy-names = "ufsphy";
+			#reset-cells = <1>;
 			lanes-per-direction = <2>;
 			power-domains = <&gcc UFS_GDSC>;
 
@@ -1039,6 +1040,7 @@
 				<&gcc GCC_UFS_CLKREF_CLK>,
 				<&gcc GCC_UFS_PHY_AUX_CLK>;
 
+			resets = <&ufshc 0>;
 			ufsphy_lanes: lanes@...7400 {
 				reg = <0x01da7400 0x128>,
 				      <0x01da7600 0x1fc>,
-- 
2.20.1