[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CALCETrW2zvANR7P+JW3C5zVwHEH=J4xwgZQi5M9-rccP-dqPXg@mail.gmail.com>
Date: Mon, 25 Mar 2019 17:43:54 -0700
From: Andy Lutomirski <luto@...nel.org>
To: "Chang S. Bae" <chang.seok.bae@...el.com>
Cc: Thomas Gleixner <tglx@...utronix.de>,
Ingo Molnar <mingo@...nel.org>,
Andy Lutomirski <luto@...nel.org>,
"H . Peter Anvin" <hpa@...or.com>, Andi Kleen <ak@...ux.intel.com>,
Ravi Shankar <ravi.v.shankar@...el.com>,
LKML <linux-kernel@...r.kernel.org>
Subject: Re: [RESEND PATCH v6 00/12] x86: Enable FSGSBASE instructions
On Fri, Mar 15, 2019 at 1:07 PM Chang S. Bae <chang.seok.bae@...el.com> wrote:
>
> Updates from v5 [5]:
> * Drop the new tain flag (TAINT_INSECURE)
> * Cleanup copy_thread_tls(), some changelog, and unnecessary comments on
> assembly macros
> * Rearrange some helper updates appropriately (from patch 4 to 6)
I think this stuff is in generally decent shape, but I have two big
broad comments:
What's the status of the stuff hpa was working on to make the behavior
of modify_ldt() predictable?
Can we please have a test case that explicitly exercises the way that
ptrace reads and writes the base registers?
Powered by blists - more mailing lists