linux-kernel - Re: [PATCH] arm64: add support for ASR AquilaC SoC

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <392f0d859fd446b5a8e637c2b858089f@mail2012.asrmicro.com>
Date:   Wed, 27 Mar 2019 07:15:42 +0000
From:   Zhou Qiao(周侨) <qiaozhou@...micro.com>
To:     Dan Carpenter <dan.carpenter@...cle.com>
CC:     "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] arm64: add support for ASR AquilaC SoC

On 2019/3/26 下午4:13, Dan Carpenter wrote:
> I'm not the right person to send this to...
>
> $ ./scripts/get_maintainer.pl -f arch/arm64/Kconfig.platforms
> Catalin Marinas <catalin.marinas@....com> (maintainer:ARM64 PORT (AARCH64 ARCHITECTURE))
> Will Deacon <will.deacon@....com> (maintainer:ARM64 PORT (AARCH64 ARCHITECTURE))
> linux-arm-kernel@...ts.infradead.org (moderated list:ARM64 PORT (AARCH64 ARCHITECTURE))
> linux-kernel@...r.kernel.org (open list)
I'll send it to Catalin and Will.  Thanks a lot for your reviewing.
>
>
> On Sun, Mar 24, 2019 at 08:58:03AM +0800, qiaozhou wrote:
>> From: Qiao Zhou <qiaozhou@...micro.com>
>>
>> Add ARCH_ASR
> You'll need to expand this.
Yes, I'll add more description.
>
>> Signed-off-by: qiaozhou <qiaozhou@...micro.com>
>                  ^^^^^^^^
> Use Qiao Zhou so it matches the From header.
OK.
>
>
>> ---
>>  arch/arm64/Kconfig.platforms | 6 ++++++
>>  1 file changed, 6 insertions(+)
>>
>> diff --git a/arch/arm64/Kconfig.platforms b/arch/arm64/Kconfig.platforms
>> index 70498a0..da8d43a 100644
>> --- a/arch/arm64/Kconfig.platforms
>> +++ b/arch/arm64/Kconfig.platforms
>> @@ -278,4 +278,10 @@ config ARCH_ZYNQMP
>>  	help
>>  	  This enables support for Xilinx ZynqMP Family
>>  
>> +config ARCH_ASR
>> +	bool "ASR Microelectronics chip Family"
>> +	select PINCTRL
>> +	help
>> +	  This enables support for ASR Microelectronics chip Family, including:
>> +	  - ASR 8751C SoC
>>  endmenu
> Was this supposed to be part of the patch you sent earlier?  You will
> need to resend that one as a v2 patch.
Yes.  I'll refine the patches and resend V2 patch set. Thanks.
>
> regards,
> dan carpenter
>
>