[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1553750300.20204.2.camel@mtksdaap41>
Date: Thu, 28 Mar 2019 13:18:20 +0800
From: Weiyi Lu <weiyi.lu@...iatek.com>
To: Stephen Boyd <sboyd@...eaurora.org>
CC: Nicolas Boichat <drinkcat@...omium.org>,
Matthias Brugger <matthias.bgg@...il.com>,
Rob Herring <robh@...nel.org>,
James Liao <jamesjj.liao@...iatek.com>,
Fan Chen <fan.chen@...iatek.com>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>,
<linux-mediatek@...ts.infradead.org>, <linux-clk@...r.kernel.org>,
<srv_heupstream@...iatek.com>, <stable@...r.kernel.org>
Subject: Re: [PATCH v5 0/9] Mediatek MT8183 clock support
On Tue, 2019-03-05 at 13:05 +0800, Weiyi Lu wrote:
Hi Stephen,
Just gentle ping. Many thanks.
> Resend clock patches from v4 based on v5.0-rc1.
>
> The whole series now is composed of
> a fix for PLL tuner (PATCH 1),
> clock common changes for both MT8183 & MT6765 (PATCH 2-3),
> clock support of MT8183 (PATCH 4-8) and
> resend a clock patch long time ago(PTACH 9).
>
> changes since v4:
> - refine for the fix of PLL tuner(PATCH 1).
> - add configurable pcw_chg_reg for MT8183 and the following IC(PATCH 7).
>
> changes sinve v3:
> - add fix tag.
> - small change of mtk_clk_mux data structure.
> - use of_property_for_each_string to iterate dependent subsys clock of power domain.
> - document critical clocks.
> - reduce some clock register error log.
> - few coding style fix.
>
> changes sinve v2:
> - refine for implementation consistency of mtk clk mux.
> - separate the onoff API into enable/disable API for mtk scpsys.
> - resend a patch about PLL rate changing.
>
> changes since v1:
> - refine for better code quality.
> - some minor bug fix of clock part, like incorrect control address
> and missing clocks.
>
>
Powered by blists - more mailing lists