linux-kernel - Re: [PATCH v4 0/2] Add IPROC PCIe new features

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Fri, 29 Mar 2019 10:03:37 -0700
From:   Scott Branden <scott.branden@...adcom.com>
To:     Lorenzo Pieralisi <lorenzo.pieralisi@....com>,
        Srinath Mannam <srinath.mannam@...adcom.com>
Cc:     Bjorn Helgaas <bhelgaas@...gle.com>, Ray Jui <rjui@...adcom.com>,
        Scott Branden <sbranden@...adcom.com>,
        bcm-kernel-feedback-list@...adcom.com, linux-pci@...r.kernel.org,
        linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v4 0/2] Add IPROC PCIe new features


On 2019-03-29 9:51 a.m., Lorenzo Pieralisi wrote:
> On Fri, Mar 01, 2019 at 10:22:14AM +0530, Srinath Mannam wrote:
>> This patch set extends support of new IPROC PCIe host controller features
>>   - Add CRS check using controller register status flags
>>   - Add outbound window mapping configuration for 32-bit I/O region
>>
>> This patch set is based on Linux-5.0-rc2.
>>
>> Changes from v3:
>>    - Addressed Lorenzo Pieralisi comments.
>>
>> Changes from v2:
>>    - Based on Lorenzo Pieralisi comments, commit logs are expanded.
>>
>> Changes from v1:
>>    - Addressed Bjorn Helgaas comments.
>>    - Removed set order mode patch from patchset.
>>
>> Srinath Mannam (2):
>>    PCI: iproc: Add CRS check in config read
>>    PCI: iproc: Add outbound configuration for 32-bit I/O region
>>
>>   drivers/pci/controller/pcie-iproc.c | 44 +++++++++++++++++++++++++++++++++----
> I need Ray a/o Scott ACK to merge this series, thanks.

Unfortunately we need this due to hardware design (which we continue to 
inform the silicon team to provide a proper design).


Acked-by: Scott Branden <scott.branden@...adcom.com>
>
> Lorenzo