lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <5ca060f6.1c69fb81.1c625.e55e@mx.google.com>
Date:   Sun, 31 Mar 2019 01:40:52 -0500
From:   Rob Herring <robh@...nel.org>
To:     Paul Cercueil <paul@...pouillou.net>
Cc:     linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org,
        devicetree@...r.kernel.org, Paul Cercueil <paul@...pouillou.net>
Subject: Re: [PATCH 1/2] dt-bindings: clock: jz4725b-cgu: Add UDC PHY clock

On Tue, 19 Mar 2019 15:05:35 +0100, Paul Cercueil wrote:
> Add macro for the UDC PHY clock of the JZ4725B.
> 
> Signed-off-by: Paul Cercueil <paul@...pouillou.net>
> ---
>  include/dt-bindings/clock/jz4725b-cgu.h | 1 +
>  1 file changed, 1 insertion(+)
> 

Reviewed-by: Rob Herring <robh@...nel.org>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ