[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20190402165720.GD29004@linux.intel.com>
Date: Tue, 2 Apr 2019 09:57:21 -0700
From: Sean Christopherson <sean.j.christopherson@...el.com>
To: Thomas Gleixner <tglx@...utronix.de>
Cc: LKML <linux-kernel@...r.kernel.org>, x86@...nel.org,
Andy Lutomirski <luto@...nel.org>,
Josh Poimboeuf <jpoimboe@...hat.com>
Subject: Re: [patch 12/14] x86/cpu: Prepare TSS.IST setup for guard pages
On Sun, Mar 31, 2019 at 11:40:32PM +0200, Thomas Gleixner wrote:
> Convert the TSS.IST setup code to use the cpu entry area information
> directly instead of assuming a linear mapping of the IST stacks.
>
> The store to orig_ist[] is not longer required as there are no users
^^^
no
> anymore.
>
> This is the last preparatory step for IST guard pages.
>
> Signed-off-by: Thomas Gleixner <tglx@...utronix.de>
> ---
Powered by blists - more mailing lists