| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <20190405102455.15311-3-tiny.windzz@gmail.com>
Date: Fri, 5 Apr 2019 06:24:55 -0400
From: Yangtao Li <tiny.windzz@...il.com>
To: tiny.windzz@...il.com, vireshk@...nel.org, nm@...com,
sboyd@...nel.org, robh+dt@...nel.org, mark.rutland@....com,
maxime.ripard@...tlin.com, wens@...e.org, rjw@...ysocki.net,
davem@...emloft.net, mchehab+samsung@...nel.org,
gregkh@...uxfoundation.org, nicolas.ferre@...rochip.com
Cc: linux-pm@...r.kernel.org, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: [PATCH 2/2] dt-bindings: cpufreq: Document operating-points-v2-sunxi-cpu
Allwinner Process Voltage Scaling Tables defines the voltage and
frequency value based on the speedbin blown in the efuse combination.
The sunxi-cpufreq-nvmem driver reads the efuse value from the SoC to
provide the OPP framework with required information.
This is used to determine the voltage and frequency value for each
OPP of operating-points-v2 table when it is parsed by the OPP framework.
This change adds documentation for the DT bindings.
The "operating-points-v2-sunxi-cpu" DT extends the "operating-points-v2"
with following parameters:
- nvmem-cells (NVMEM area containig the speedbin information)
- opp-supported-hw: A single 32 bit bitmap value,
representing compatible HW:
0: speedbin 0
1: speedbin 1
2: speedbin 2
3-31: unused
Signed-off-by: Yangtao Li <tiny.windzz@...il.com>
---
.../bindings/opp/sunxi-nvmem-cpufreq.txt | 235 ++++++++++++++++++
1 file changed, 235 insertions(+)
create mode 100644 Documentation/devicetree/bindings/opp/sunxi-nvmem-cpufreq.txt
diff --git a/Documentation/devicetree/bindings/opp/sunxi-nvmem-cpufreq.txt b/Documentation/devicetree/bindings/opp/sunxi-nvmem-cpufreq.txt
new file mode 100644
index 000000000000..80201d4e5147
--- /dev/null
+++ b/Documentation/devicetree/bindings/opp/sunxi-nvmem-cpufreq.txt
@@ -0,0 +1,235 @@
+Allwinner Technologies, Inc. NVMEM CPUFreq and OPP bindings
+===================================
+
+For some SoCs, the CPU frequency subset and voltage value of each OPP
+varies based on the silicon variant in use. Allwinner Process Voltage
+Scaling Tables defines the voltage and frequency value based on the
+speedbin blown in the efuse combination. The sunxi-cpufreq-nvmem driver
+reads the efuse value from the SoC to provide the OPP framework with
+required information.
+
+Required properties:
+--------------------
+In 'cpus' nodes:
+- operating-points-v2: Phandle to the operating-points-v2 table to use.
+
+In 'operating-points-v2' table:
+- compatible: Should be
+ - 'operating-points-v2-sunxi-cpu'.
+- nvmem-cells: A phandle pointing to a nvmem-cells node representing the
+ efuse registers that has information about the
+ speedbin that is used to select the right frequency/voltage
+ value pair.
+ Please refer the for nvmem-cells
+ bindings Documentation/devicetree/bindings/nvmem/nvmem.txt
+ and also examples below.
+
+In every OPP node:
+- opp-supported-hw: A single 32 bit bitmap value, representing compatible HW.
+ Bitmap:
+ 0: speedbin 0
+ 1: speedbin 1
+ 2: speedbin 2
+ 3-31: unused
+
+Example 1:
+---------
+
+ cpus {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ cpu0: cpu@0 {
+ compatible = "arm,cortex-a53";
+ device_type = "cpu";
+ reg = <0>;
+ enable-method = "psci";
+ clocks = <&ccu CLK_CPUX>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ operating-points-v2 = <&cpu_opp_table>;
+ #cooling-cells = <2>;
+ };
+
+ cpu1: cpu@1 {
+ compatible = "arm,cortex-a53";
+ device_type = "cpu";
+ reg = <1>;
+ enable-method = "psci";
+ clocks = <&ccu CLK_CPUX>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ operating-points-v2 = <&cpu_opp_table>;
+ #cooling-cells = <2>;
+ };
+
+ cpu2: cpu@2 {
+ compatible = "arm,cortex-a53";
+ device_type = "cpu";
+ reg = <2>;
+ enable-method = "psci";
+ clocks = <&ccu CLK_CPUX>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ operating-points-v2 = <&cpu_opp_table>;
+ #cooling-cells = <2>;
+ };
+
+ cpu3: cpu@3 {
+ compatible = "arm,cortex-a53";
+ device_type = "cpu";
+ reg = <3>;
+ enable-method = "psci";
+ clocks = <&ccu CLK_CPUX>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ operating-points-v2 = <&cpu_opp_table>;
+ #cooling-cells = <2>;
+ };
+ };
+
+ cpu_opp_table: opp_table {
+ compatible = "operating-points-v2-sunxi-cpu";
+ nvmem-cells = <&speedbin_efuse>;
+ opp-shared;
+
+ opp-480000000-0 {
+ opp-hz = /bits/ 64 <480000000>;
+ opp-microvolt = <880000>;
+ opp-supported-hw = <0x1>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+ opp-720000000-0 {
+ opp-hz = /bits/ 64 <720000000>;
+ opp-microvolt = <880000>;
+ opp-supported-hw = <0x1>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+ opp-816000000-0 {
+ opp-hz = /bits/ 64 <816000000>;
+ opp-microvolt = <880000>;
+ opp-supported-hw = <0x1>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+ opp-888000000-0 {
+ opp-hz = /bits/ 64 <888000000>;
+ opp-microvolt = <940000>;
+ opp-supported-hw = <0x1>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+ opp-1080000000-0 {
+ opp-hz = /bits/ 64 <1080000000>;
+ opp-microvolt = <1060000>;
+ opp-supported-hw = <0x1>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+ opp-1320000000-0 {
+ opp-hz = /bits/ 64 <1320000000>;
+ opp-microvolt = <1160000>;
+ opp-supported-hw = <0x1>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+ opp-1488000000-0 {
+ opp-hz = /bits/ 64 <1488000000>;
+ opp-microvolt = <1160000>;
+ opp-supported-hw = <0x1>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+
+ opp-480000000-1 {
+ opp-hz = /bits/ 64 <480000000>;
+ opp-microvolt = <820000>;
+ opp-supported-hw = <0x2>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+ opp-720000000-1 {
+ opp-hz = /bits/ 64 <720000000>;
+ opp-microvolt = <820000>;
+ opp-supported-hw = <0x2>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+ opp-816000000-1 {
+ opp-hz = /bits/ 64 <816000000>;
+ opp-microvolt = <820000>;
+ opp-supported-hw = <0x2>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+ opp-888000000-1 {
+ opp-hz = /bits/ 64 <888000000>;
+ opp-microvolt = <820000>;
+ opp-supported-hw = <0x2>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+ opp-1080000000-1 {
+ opp-hz = /bits/ 64 <1080000000>;
+ opp-microvolt = <880000>;
+ opp-supported-hw = <0x2>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+ opp-1320000000-1 {
+ opp-hz = /bits/ 64 <1320000000>;
+ opp-microvolt = <940000>;
+ opp-supported-hw = <0x2>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+ opp-1488000000-1 {
+ opp-hz = /bits/ 64 <1488000000>;
+ opp-microvolt = <1000000>;
+ opp-supported-hw = <0x2>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+
+ opp-480000000-2 {
+ opp-hz = /bits/ 64 <480000000>;
+ opp-microvolt = <800000>;
+ opp-supported-hw = <0x4>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+ opp-720000000-2 {
+ opp-hz = /bits/ 64 <720000000>;
+ opp-microvolt = <800000>;
+ opp-supported-hw = <0x4>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+ opp-816000000-2 {
+ opp-hz = /bits/ 64 <816000000>;
+ opp-microvolt = <800000>;
+ opp-supported-hw = <0x4>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+ opp-888000000-2 {
+ opp-hz = /bits/ 64 <888000000>;
+ opp-microvolt = <800000>;
+ opp-supported-hw = <0x4>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+ opp-1080000000-2 {
+ opp-hz = /bits/ 64 <1080000000>;
+ opp-microvolt = <840000>;
+ opp-supported-hw = <0x4>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+ opp-1320000000-2 {
+ opp-hz = /bits/ 64 <1320000000>;
+ opp-microvolt = <900000>;
+ opp-supported-hw = <0x4>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+ opp-1488000000-2 {
+ opp-hz = /bits/ 64 <1488000000>;
+ opp-microvolt = <960000>;
+ opp-supported-hw = <0x4>;
+ clock-latency-ns = <244144>; /* 8 32k periods */
+ };
+ };
+
+....
+soc {
+....
+ sid: sid@...6000 {
+ compatible = "allwinner,sun50i-h6-sid";
+ reg = <0x03006000 0x400>;
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ....
+ speedbin_efuse: speed@1c {
+ reg = <0x1c 4>;
+ };
+ };
+};
--
2.17.0
Powered by blists - more mailing lists