lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <1554423259-26056-6-git-send-email-skomatineni@nvidia.com> Date: Thu, 4 Apr 2019 17:14:05 -0700 From: Sowjanya Komatineni <skomatineni@...dia.com> To: <thierry.reding@...il.com>, <jonathanh@...dia.com>, <talho@...dia.com>, <skomatineni@...dia.com>, <broonie@...nel.org>, <robh+dt@...nel.org>, <mark.rutland@....com>, <kyarlagadda@...dia.com> CC: <ldewangan@...dia.com>, <linux-tegra@...r.kernel.org>, <linux-kernel@...r.kernel.org>, <linux-spi@...r.kernel.org>, <devicetree@...r.kernel.org> Subject: [PATCH V2 06/20] spi: tegra114: set supported bits per word Tegra SPI supports 4 through 32 bits per word. This patch sets bits_per_word_mask accordingly to support transfer with these bits per word. Signed-off-by: Sowjanya Komatineni <skomatineni@...dia.com> --- drivers/spi/spi-tegra114.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/spi/spi-tegra114.c b/drivers/spi/spi-tegra114.c index e0f20fad5df2..191233eae149 100644 --- a/drivers/spi/spi-tegra114.c +++ b/drivers/spi/spi-tegra114.c @@ -1153,6 +1153,7 @@ static int tegra_spi_probe(struct platform_device *pdev) /* the spi->mode bits understood by this driver: */ master->mode_bits = SPI_CPOL | SPI_CPHA | SPI_CS_HIGH | SPI_LSB_FIRST; + master->bits_per_word_mask = SPI_BPW_RANGE_MASK(4, 32); master->setup = tegra_spi_setup; master->transfer_one_message = tegra_spi_transfer_one_message; master->num_chipselect = MAX_CHIP_SELECT; -- 2.7.4
Powered by blists - more mailing lists