lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Fri, 5 Apr 2019 08:02:20 -0600 From: Jeffrey Hugo <jhugo@...eaurora.org> To: Marc Gonzalez <marc.w.gonzalez@...e.fr>, Bjorn Andersson <bjorn.andersson@...aro.org> Cc: MSM <linux-arm-msm@...r.kernel.org>, LKML <linux-kernel@...r.kernel.org> Subject: Re: [PATCH] arm64: dts: qcom: msm8998: Fix blsp2_i2c5 address On 4/5/2019 4:36 AM, Marc Gonzalez wrote: > blsp1_i2c1 is at 0x0c175000 > blsp2_i2c5 is at 0x0c1ba000 (the label is correct) > > Fixes: 1e71d0c273d0a ("arm64: dts: qcom: msm8998: Enumerate i2c controllers") > Signed-off-by: Marc Gonzalez <marc.w.gonzalez@...e.fr> > --- > arch/arm64/boot/dts/qcom/msm8998.dtsi | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/arch/arm64/boot/dts/qcom/msm8998.dtsi b/arch/arm64/boot/dts/qcom/msm8998.dtsi > index a692cbc8dd84..57426bde7580 100644 > --- a/arch/arm64/boot/dts/qcom/msm8998.dtsi > +++ b/arch/arm64/boot/dts/qcom/msm8998.dtsi > @@ -982,7 +982,7 @@ > > blsp2_i2c5: i2c@...a000 { > compatible = "qcom,i2c-qup-v2.2.1"; > - reg = <0x0c175000 0x600>; > + reg = <0x0c1ba000 0x600>; > interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>; > > clocks = <&gcc GCC_BLSP2_QUP6_I2C_APPS_CLK>, > Whoops. Nice catch. Reviewed-by: Jeffrey Hugo <jhugo@...eaurora.org> -- Jeffrey Hugo Qualcomm Datacenter Technologies as an affiliate of Qualcomm Technologies, Inc. Qualcomm Technologies, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project.
Powered by blists - more mailing lists