linux-kernel - Re: [PATCH] Deferred URB submission for timesharing the DMA channels of DWC

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20190410085608.GA13848@brtchip.com>
Date:   Wed, 10 Apr 2019 08:56:12 +0000
From:   "Ramachandran Srinivasan (BRT-SG)" <srinivasan.r@...chip.com>
To:     Johan Hovold <johan@...nel.org>
CC:     Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
        "linux-usb@...r.kernel.org" <linux-usb@...r.kernel.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] Deferred URB submission for timesharing the DMA channels
 of DWC_OTG host controller in Raspberry PI

Thanks, Johan, I have amend the commit message of my changes as per the
patching process, and hence the git format-patch has created a new email
subject "[PATCH v2] usb: serial: defer URB submission for ftdi_sio",
Also for the whitespace problem I have run the "checkpatch.pl" script
and ensured I got 0-Error and 0-Warnings. Please help to review the
changes.

Thanks, Srini.

The 04/08/2019 15:12, Johan Hovold wrote:
> On Mon, Apr 08, 2019 at 11:54:00AM +0000, Ramachandran Srinivasan (BRT-SG) wrote:
>
> Make sure to always provide a proper commit message.
>
> > Signed-off-by: Srinivasan R <srinivasan.r@...chip.com>
> > ---
> >  drivers/usb/serial/ftdi_sio.c | 153 +++++++++++++++++++++++++++++++++++++++++-
> >  1 file changed, 152 insertions(+), 1 deletion(-)
>
> Your patch has been been (whitespace) corrupted and is barely readable.
> I have no idea you're trying to here.
>
> Johan

--

Please note BRT have updated their Privacy Policy.

Please click on the following link to access and review.

BRT Privacy Policy<http://brtchip.com/privacy-policy/>