[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <1554858600-148296-1-git-send-email-kan.liang@linux.intel.com>
Date: Tue, 9 Apr 2019 18:09:58 -0700
From: kan.liang@...ux.intel.com
To: peterz@...radead.org, mingo@...hat.com,
linux-kernel@...r.kernel.org
Cc: tglx@...utronix.de, acme@...nel.org, jolsa@...nel.org,
eranian@...gle.com, alexander.shishkin@...ux.intel.com,
ak@...ux.intel.com, Kan Liang <kan.liang@...ux.intel.com>
Subject: [PATCH 0/2] perf: Add Tremont support
From: Kan Liang <kan.liang@...ux.intel.com>
The patch series intends to add Tremont support for Linux perf.
The patch series is on top of Icelake V5 patch series (with Peter's cleanup patch).
https://lkml.org/lkml/2019/4/8/630
PATCH 1: The feature is for both Icelake and Tremont. It missed the
Icelake patch series.
PATCH 2: Tremont core PMU support.
Kan Liang (2):
perf/x86/intel: Support adaptive PEBS for fixed counters
perf/x86/intel: Add Tremont core PMU support
arch/x86/events/intel/core.c | 93 +++++++++++++++++++++++++++++++++++++++
arch/x86/include/asm/perf_event.h | 1 +
2 files changed, 94 insertions(+)
--
2.7.4
Powered by blists - more mailing lists