lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <20190411030932.GO26817@dragon> Date: Thu, 11 Apr 2019 11:09:34 +0800 From: Shawn Guo <shawnguo@...nel.org> To: Andrey Smirnov <andrew.smirnov@...il.com> Cc: Lucas Stach <l.stach@...gutronix.de>, Fabio Estevam <fabio.estevam@....com>, Chris Healy <cphealy@...il.com>, Leonard Crestez <leonard.crestez@....com>, "A.s. Dong" <aisheng.dong@....com>, Richard Zhu <hongxing.zhu@....com>, linux-imx@....com, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org Subject: Re: [PATCH v5 0/5] PCIE support for i.MX8MQ (DT changes) On Fri, Apr 05, 2019 at 10:29:59AM -0700, Andrey Smirnov wrote: > Andrey Smirnov (5): > arm64: dts: imx8mq: Mark iomuxc_gpr as i.MX6Q compatible > arm64: dts: imx8mq: Add a node for SRC IP block > arm64: dts: imx8mq: Combine PCIE power domains > arm64: dts: imx8mq: Add nodes for PCIe IP blocks > arm64: dts: imx8mq-evk: Enable PCIE0 interface Applied all, thanks.
Powered by blists - more mailing lists