linux-kernel - [PATCH] ARM: dts: exynos: add CCI-400 PMU nodes support to Exynos542x SoCs

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Date:   Fri, 12 Apr 2019 18:25:46 +0100
From:   Willy Wolff <willy.mh.wolff.ml@...il.com>
To:     Rob Herring <robh+dt@...nel.org>,
        Mark Rutland <mark.rutland@....com>,
        Kukjin Kim <kgene@...nel.org>,
        Krzysztof Kozlowski <krzk@...nel.org>,
        devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
        linux-samsung-soc@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: [PATCH] ARM: dts: exynos: add CCI-400 PMU nodes support to
 Exynos542x SoCs

Add device tree entries for PMU of ARM CCI-400.

$ sudo ./perf stat -a -C 0 -e CCI_400/config=0xff,name=cycles/ sleep 1

 Performance counter stats for 'system wide':

       420,303,619      cycles

       1.019058775 seconds time elapsed

Tested on Odroid-xu3 and 4.

Signed-off-by: Willy Wolff <willy.mh.wolff.ml@...il.com>
---
 arch/arm/boot/dts/exynos5420.dtsi | 12 +++++++++++-
 1 file changed, 11 insertions(+), 1 deletion(-)

diff --git a/arch/arm/boot/dts/exynos5420.dtsi b/arch/arm/boot/dts/exynos5420.dtsi
index aaff15880761..be58650aca35 100644
--- a/arch/arm/boot/dts/exynos5420.dtsi
+++ b/arch/arm/boot/dts/exynos5420.dtsi
@@ -158,7 +158,7 @@
 			#address-cells = <1>;
 			#size-cells = <1>;
 			reg = <0x10d20000 0x1000>;
-			ranges = <0x0 0x10d20000 0x6000>;
+			ranges = <0x0 0x10d20000 0x10000>;
 
 			cci_control0: slave-if@...0 {
 				compatible = "arm,cci-400-ctrl-if";
@@ -170,6 +170,16 @@
 				interface-type = "ace";
 				reg = <0x5000 0x1000>;
 			};
+
+			pmu@...0 {
+				compatible = "arm,cci-400-pmu,r0";
+				reg = <0x9000 0x5000>;
+				interrupts = <0 105 4>,
+					     <0 101 4>,
+					     <0 102 4>,
+					     <0 103 4>,
+					     <0 104 4>;
+			};
 		};
 
 		clock: clock-controller@...10000 {
-- 
2.11.0