[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <82f9aa3b-4621-c404-f6f6-312ca321f46a@gmail.com>
Date: Tue, 16 Apr 2019 10:57:16 +0200
From: Matthias Brugger <matthias.bgg@...il.com>
To: Seiya Wang <seiya.wang@...iatek.com>
Cc: Rob Herring <robh+dt@...nel.org>,
Mark Rutland <mark.rutland@....com>,
devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-mediatek@...ts.infradead.org, linux-kernel@...r.kernel.org,
srv_heupstream@...iatek.com
Subject: Re: [PATCH v1 1/1] arm64: dts: mt8173: add pmu nodes for mt8173
On 16/04/2019 10:35, Seiya Wang wrote:
> On Fri, 2019-02-08 at 16:04 +0100, Matthias Brugger wrote:
>>
>> On 09/01/2019 09:21, Seiya Wang wrote:
>>> This patch adds the device nodes of ARM Performance Monitor Uint
>>> for mt8173.
>>>
>>> Signed-off-by: Seiya Wang <seiya.wang@...iatek.com>
>>> ---
>>> arch/arm64/boot/dts/mediatek/mt8173.dtsi | 14 ++++++++++++++
>>> 1 file changed, 14 insertions(+)
>>>
>>> diff --git a/arch/arm64/boot/dts/mediatek/mt8173.dtsi b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
>>> index 412ffd4d426b..44374c506a1c 100644
>>> --- a/arch/arm64/boot/dts/mediatek/mt8173.dtsi
>>> +++ b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
>>> @@ -216,6 +216,20 @@
>>> };
>>> };
>>>
>>> + pmu_a53 {
>>> + compatible = "arm,cortex-a53-pmu";
>>> + interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_LOW>,
>>> + <GIC_SPI 9 IRQ_TYPE_LEVEL_LOW>;
>>> + interrupt-affinity = <&cpu0>, <&cpu1>;
>>> + };
>>> +
>>> + pmu_a72 {
>>> + compatible = "arm,cortex-a72-pmu";
>>> + interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_LOW>,
>>> + <GIC_SPI 13 IRQ_TYPE_LEVEL_LOW>;
>>> + interrupt-affinity = <&cpu2>, <&cpu3>;
>>> + };
>>
>> There is no a72 but a a57 CPU present.
>> Typo?
>>
>> Regards,
>> Matthias
>
> Please also apply this (if no problems) since we have changed to ca72.
> Thanks.
>
Pushed now to v5.1-next/dts64
Thanks for the heads up :)
Powered by blists - more mailing lists