linux-kernel - Re: [PATCH] clk: ingenic/jz4725b: Fix parent of pixel clock

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <155561956762.15276.194017354834843301@swboyd.mtv.corp.google.com>
Date:   Thu, 18 Apr 2019 13:32:47 -0700
From:   Stephen Boyd <sboyd@...nel.org>
To:     Paul Cercueil <paul@...pouillou.net>
Cc:     Michael Turquette <mturquette@...libre.com>,
        linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org,
        stable@...r.kernel.org
Subject: Re: [PATCH] clk: ingenic/jz4725b: Fix parent of pixel clock

Quoting Paul Cercueil (2019-04-17 16:53:53)
> Hi Stephen,
> 
> Le jeu. 18 avril 2019 à 1:48, Stephen Boyd <sboyd@...nel.org> a écrit 
> :
> > Quoting Paul Cercueil (2019-04-17 04:24:20)
> >>  The pixel clock is directly connected to the output of the PLL, and 
> >> not
> >>  to the /2 divider.
> >> 
> >>  Cc: stable@...r.kernel.org
> >>  Fixes: 226dfa4726eb ("clk: Add Ingenic jz4725b CGU driver")
> >>  Signed-off-by: Paul Cercueil <paul@...pouillou.net>
> >>  ---
> > 
> > Is this breaking something in 5.1-rc series? Or just found by
> > inspection? I'm trying to understand the priority of this patch.
> 
> I verified it with the hardware. It fixes a bug that has been present
> since the introduction of this driver.
> 
> However until now nothing uses this particular clock so it can go to 
> 5.2.
> 

Great. Thanks for the background!