| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <1556171696-7741-1-git-send-email-yash.shah@sifive.com>
Date: Thu, 25 Apr 2019 11:24:54 +0530
From: Yash Shah <yash.shah@...ive.com>
To: linux-riscv@...ts.infradead.org, devicetree@...r.kernel.org,
palmer@...ive.com
Cc: paul.walmsley@...ive.com, linux-kernel@...r.kernel.org,
aou@...s.berkeley.edu, mark.rutland@....com, robh+dt@...nel.org,
sachin.ghadi@...ive.com, Yash Shah <yash.shah@...ive.com>
Subject: [PATCH 0/2] L2 cache controller support for SiFive FU540
This patch series adds an L2 cache controller driver with DT documentation
for SiFive FU540-C000.
These two patches were initially part of the patch series:
'L2 cache controller and EDAC support for SiFive SoCs'
https://lkml.org/lkml/2019/4/15/320
In order to merge L2 cache controller driver without any dependency on EDAC,
the L2 cache controller patches are re-posted seperately in this series.
The patchset is based on Linux 5.1-rc2 and tested on HiFive Unleashed
board with additional board related patches needed for testing can be
found at dev/yashs/L2_cache_controller branch of:
https://github.com/yashshah7/riscv-linux.git
Yash Shah (2):
RISC-V: Add DT documentation for SiFive L2 Cache Controller
RISC-V: sifive_l2_cache: Add L2 cache controller driver for SiFive
SoCs
.../devicetree/bindings/riscv/sifive-l2-cache.txt | 53 +++++
arch/riscv/mm/Makefile | 1 +
arch/riscv/mm/sifive_l2_cache.c | 224 +++++++++++++++++++++
3 files changed, 278 insertions(+)
create mode 100644 Documentation/devicetree/bindings/riscv/sifive-l2-cache.txt
create mode 100644 arch/riscv/mm/sifive_l2_cache.c
--
1.9.1
Powered by blists - more mailing lists