[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20190429084204.GB22718@vmh-VirtualBox>
Date: Mon, 29 Apr 2019 16:42:05 +0800
From: Mao Han <han_mao@...ky.com>
To: Palmer Dabbelt <palmer@...ive.com>
Cc: linux-riscv@...ts.infradead.org, guoren@...nel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH 2/3] riscv: Add support for perf registers sampling
On Thu, Apr 25, 2019 at 02:11:02PM -0700, Palmer Dabbelt wrote:
> On Thu, 11 Apr 2019 00:53:49 PDT (-0700), han_mao@...ky.com wrote:
> >+ PERF_REG_RISCV_S10,
> >+ PERF_REG_RISCV_S11,
> >+ PERF_REG_RISCV_T3,
> >+ PERF_REG_RISCV_T4,
> >+ PERF_REG_RISCV_T5,
> >+ PERF_REG_RISCV_T6,
> >+ PERF_REG_RISCV_MAX,
> >+};
>
> Is it expected this eventually supports floating-point and vector registers?
> If so, how do we make this extensible?
>
It seems none of current architecture put their fp/vfp registers into this
file, gpr is normally enough for backtrace and context restoration. I'm not
quite understand the problem of extensible. All modification to this file
should be synchronzied as the perf tool is released with the kernel.
Thanks,
Mao Han
Powered by blists - more mailing lists