[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <923a3152-8029-14e9-9713-871b041c9c99@intel.com>
Date: Mon, 29 Apr 2019 17:52:13 +0800
From: "Zhao, Yakui" <yakui.zhao@...el.com>
To: Borislav Petkov <bp@...en8.de>
Cc: Ingo Molnar <mingo@...nel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"x86@...nel.org" <x86@...nel.org>,
"tglx@...utronix.de" <tglx@...utronix.de>,
"Chen, Jason CJ" <jason.cj.chen@...el.com>
Subject: Re: [RFC PATCH v5 4/4] x86/acrn: Add hypercall for ACRN guest
On 2019年04月29日 15:36, Borislav Petkov wrote:
> On Mon, Apr 29, 2019 at 09:24:12AM +0800, Zhao, Yakui wrote:
>> Yes. "movq" only indicates explicitly that it is 64-bit mov as ACRN guest
>> only works under 64-bit mode.
>> I also check the usage of "mov" and "movq" in this scenario. There is no
>> difference except that the movq is an explicit 64-op.
>
> Damn, I'm tired of explaining this: it is explicit only to the code
> reader. gcc generates the *same* instruction no matter whether it has a
> "q" suffix or not as long as the destination register is a 64-bit one.
>
> If you prefer to have it explicit, sure, use "movq".
Hi, Borislav
Thanks for the detailed explanation.
"movq" will be used so that it is explicit to the code reader
although the same binary is generated for "movq" and "mov" in this scenario.
And thank you again for giving a lot of helps about removing the
usage of explicit register variable.
Best regards
Yakui
>
Powered by blists - more mailing lists