[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <7hk1fcr54b.fsf@baylibre.com>
Date: Mon, 29 Apr 2019 12:19:48 -0700
From: Kevin Hilman <khilman@...libre.com>
To: Guillaume La Roque <glaroque@...libre.com>,
linus.walleij@...aro.org, robh+dt@...nel.org, mark.rutland@....com
Cc: linux-gpio@...r.kernel.org, devicetree@...r.kernel.org,
linux-amlogic@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v2 1/4] dt-bindings: pinctrl: add a 'drive-strength-uA' property
Rob,
Guillaume La Roque <glaroque@...libre.com> writes:
> This property allow drive-strength parameter in uA instead of mA.
>
> Signed-off-by: Guillaume La Roque <glaroque@...libre.com>
> ---
> Documentation/devicetree/bindings/pinctrl/pinctrl-bindings.txt | 3 +++
> 1 file changed, 3 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/pinctrl/pinctrl-bindings.txt b/Documentation/devicetree/bindings/pinctrl/pinctrl-bindings.txt
> index cef2b5855d60..fc7018459aa2 100644
> --- a/Documentation/devicetree/bindings/pinctrl/pinctrl-bindings.txt
> +++ b/Documentation/devicetree/bindings/pinctrl/pinctrl-bindings.txt
> @@ -258,6 +258,7 @@ drive-push-pull - drive actively high and low
> drive-open-drain - drive with open drain
> drive-open-source - drive with open source
> drive-strength - sink or source at most X mA
> +drive-strength-uA - sink or source at most X uA
> input-enable - enable input on pin (no effect on output, such as
> enabling an input buffer)
> input-disable - disable input on pin (no effect on output, such as
> @@ -326,6 +327,8 @@ arguments are described below.
>
> - drive-strength takes as argument the target strength in mA.
>
> +- drive-strength-uA takes as argument the target strength in uA.
> +
> - input-debounce takes the debounce time in usec as argument
> or 0 to disable debouncing
Can we get your input on this?
Linus W. is OK with this[1], but wants opinion/approval from DT
maintainers first.
Thanks,
Kevin
[1] https://lore.kernel.org/lkml/CACRpkdZ2dPzrtJQkxmN7V=f6+qYZAvrF+b0J77cN9hoRAgFqrw@mail.gmail.com/T/#u
Powered by blists - more mailing lists