[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20190429195759.18330-1-atish.patra@wdc.com>
Date: Mon, 29 Apr 2019 12:57:56 -0700
From: Atish Patra <atish.patra@....com>
To: linux-kernel@...r.kernel.org
Cc: Atish Patra <atish.patra@....com>,
Albert Ou <aou@...s.berkeley.edu>,
Andrew Morton <akpm@...ux-foundation.org>,
Anup Patel <anup@...infault.org>,
Borislav Petkov <bp@...en8.de>,
Changbin Du <changbin.du@...el.com>,
Gary Guo <gary@...yguo.net>, "H. Peter Anvin" <hpa@...or.com>,
Ingo Molnar <mingo@...hat.com>,
Kees Cook <keescook@...omium.org>, linux-mm@...ck.org,
linux-riscv@...ts.infradead.org,
Luc Van Oostenryck <luc.vanoostenryck@...il.com>,
Palmer Dabbelt <palmer@...ive.com>,
Thomas Gleixner <tglx@...utronix.de>,
Vlastimil Babka <vbabka@...e.cz>,
x86@...nel.org (maintainer:X86 ARCHITECTURE (32-BIT AND 64-BIT)),
Christoph Hellwig <hch@...radead.org>
Subject: [PATCH v2 0/3] TLB flush counters
The RISC-V patch (2/3) is based on Gary's TLB flush patch series
https://patchwork.kernel.org/project/linux-riscv/list/?series=97315
The x86 kconfig fix patch(1/3) can be applied separately.
Changes from v1->v2:
1. Move the arch specific config option to a common one as it touches
generic code.
2. Introduced another config that architectures can select to enable
tlbflush option.
Atish Patra (3):
x86: Move DEBUG_TLBFLUSH option.
RISC-V: Enable TLBFLUSH counters for debug kernel.
RISC-V: Update tlb flush counters
arch/riscv/Kconfig | 1 +
arch/riscv/include/asm/tlbflush.h | 5 +++++
arch/riscv/mm/tlbflush.c | 12 ++++++++++++
arch/x86/Kconfig | 1 +
arch/x86/Kconfig.debug | 19 -------------------
mm/Kconfig.debug | 13 +++++++++++++
6 files changed, 32 insertions(+), 19 deletions(-)
--
2.21.0
Powered by blists - more mailing lists