| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <1556672028-119221-1-git-send-email-kan.liang@linux.intel.com>
Date: Tue, 30 Apr 2019 17:53:42 -0700
From: kan.liang@...ux.intel.com
To: peterz@...radead.org, tglx@...utronix.de, mingo@...hat.com,
linux-kernel@...r.kernel.org
Cc: acme@...nel.org, eranian@...gle.com, ak@...ux.intel.com,
Kan Liang <kan.liang@...ux.intel.com>
Subject: [RESEND PATCH 0/6] Perf uncore support for Snow Ridge server
From: Kan Liang <kan.liang@...ux.intel.com>
The patch series intends to enable perf uncore support for Snow Ridge
server.
Here is the link for the uncore document.
https://cdrdv2.intel.com/v1/dl/getContent/611319
Patch 1: Fixes a generic issue for uncore free-running counter, which
also impacts the Snow Ridge server.
Patch 2-6: Perf uncore support for Snow Ridge server.
Kan Liang (6):
perf/x86/intel/uncore: Handle invalid event coding for free-running
counter
perf/x86/intel/uncore: Add uncore support for Snow Ridge server
perf/x86/intel/uncore: Extract codes of box ref/unref
perf/x86/intel/uncore: Support MMIO type uncore blocks
perf/x86/intel/uncore: Clean up client IMC
perf/x86/intel/uncore: Add IMC uncore support for Snow Ridge
arch/x86/events/intel/uncore.c | 122 +++++--
arch/x86/events/intel/uncore.h | 41 ++-
arch/x86/events/intel/uncore_snb.c | 16 +-
arch/x86/events/intel/uncore_snbep.c | 601 +++++++++++++++++++++++++++++++++++
4 files changed, 737 insertions(+), 43 deletions(-)
--
2.7.4
Powered by blists - more mailing lists