| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <1557339895-21952-1-git-send-email-tdas@codeaurora.org>
Date: Wed, 8 May 2019 23:54:52 +0530
From: Taniya Das <tdas@...eaurora.org>
To: Stephen Boyd <sboyd@...nel.org>,
Michael Turquette <mturquette@...libre.com>
Cc: Andy Gross <andy.gross@...aro.org>,
David Brown <david.brown@...aro.org>,
Rajendra Nayak <rnayak@...eaurora.org>,
linux-arm-msm@...r.kernel.org, linux-soc@...r.kernel.org,
linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org,
Taniya Das <tdas@...eaurora.org>
Subject: [PATCH v1 0/3] clk: qcom: Misc updates for Root Clock Generators
This patch adds support for the below
1) There could be failure while updating the RCG and not returning the
failure could cause the consumer to assume the clock update is a
success and not handling the failure gracefully.
2) There are few clocks in certain clock controllers which might require
the hardware control mode to be enabled explicitly.
3) Update the DFS macro as per the hardware plans.
Taniya Das (3):
clk: qcom: rcg: Return failure for RCG update
clk: qcom: rcg2: Add support for hardware control mode
clk: qcom: rcg: update the DFS macro for RCG
drivers/clk/qcom/clk-rcg.h | 5 ++-
drivers/clk/qcom/clk-rcg2.c | 5 ++-
drivers/clk/qcom/gcc-sdm845.c | 96 +++++++++++++++++++++----------------------
3 files changed, 56 insertions(+), 50 deletions(-)
--
Qualcomm INDIA, on behalf of Qualcomm Innovation Center, Inc.is a member
of the Code Aurora Forum, hosted by the Linux Foundation.
Powered by blists - more mailing lists