[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAHLCerMnXdPvDNpdoJNix9JMzztB+bNnENW064=qGEwhqnicFQ@mail.gmail.com>
Date: Fri, 10 May 2019 17:01:12 +0530
From: Amit Kucheria <amit.kucheria@...aro.org>
To: Bjorn Andersson <bjorn.andersson@...aro.org>
Cc: Vinod Koul <vkoul@...nel.org>,
Niklas Cassel <niklas.cassel@...aro.org>,
Andy Gross <agross@...nel.org>,
David Brown <david.brown@...aro.org>,
Rob Herring <robh+dt@...nel.org>,
Mark Rutland <mark.rutland@....com>,
Jorge Ramirez-Ortiz <jorge.ramirez-ortiz@...aro.org>,
Lina Iyer <lina.iyer@...aro.org>,
Ulf Hansson <ulf.hansson@...aro.org>,
linux-arm-msm <linux-arm-msm@...r.kernel.org>,
"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
<devicetree@...r.kernel.org>, LKML <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] arm64: dts: qcom: qcs404: Add PSCI cpuidle support
On Tue, May 7, 2019 at 12:25 PM Bjorn Andersson
<bjorn.andersson@...aro.org> wrote:
>
> On Mon 06 May 22:35 PDT 2019, Vinod Koul wrote:
>
> > On 06-05-19, 21:31, Niklas Cassel wrote:
> > > Add device bindings for CPUs to suspend using PSCI as the enable-method.
> > >
> > > Signed-off-by: Niklas Cassel <niklas.cassel@...aro.org>
> > > ---
> > > arch/arm64/boot/dts/qcom/qcs404.dtsi | 15 +++++++++++++++
> > > 1 file changed, 15 insertions(+)
> > >
> > > diff --git a/arch/arm64/boot/dts/qcom/qcs404.dtsi b/arch/arm64/boot/dts/qcom/qcs404.dtsi
> > > index ffedf9640af7..f9db9f3ee10c 100644
> > > --- a/arch/arm64/boot/dts/qcom/qcs404.dtsi
> > > +++ b/arch/arm64/boot/dts/qcom/qcs404.dtsi
> > > @@ -31,6 +31,7 @@
> > > reg = <0x100>;
> > > enable-method = "psci";
> > > next-level-cache = <&L2_0>;
> > > + cpu-idle-states = <&CPU_PC>;
> > > };
> > >
> > > CPU1: cpu@101 {
> > > @@ -39,6 +40,7 @@
> > > reg = <0x101>;
> > > enable-method = "psci";
> > > next-level-cache = <&L2_0>;
> > > + cpu-idle-states = <&CPU_PC>;
> > > };
> > >
> > > CPU2: cpu@102 {
> > > @@ -47,6 +49,7 @@
> > > reg = <0x102>;
> > > enable-method = "psci";
> > > next-level-cache = <&L2_0>;
> > > + cpu-idle-states = <&CPU_PC>;
> > > };
> > >
> > > CPU3: cpu@103 {
> > > @@ -55,12 +58,24 @@
> > > reg = <0x103>;
> > > enable-method = "psci";
> > > next-level-cache = <&L2_0>;
> > > + cpu-idle-states = <&CPU_PC>;
> > > };
> > >
> > > L2_0: l2-cache {
> > > compatible = "cache";
> > > cache-level = <2>;
> > > };
> > > +
> > > + idle-states {
> >
> > Since we are trying to sort the file per address and
> > alphabetically, it would be great if this can be moved before l2-cache
> > :)
> >
>
> Picked up, with the order adjusted.
>
> > Other than that this lgtm
> >
>
> I presume that lgtm == Reviewed-by...
>
> Thanks,
> Bjorn
Hi Bjorn,
Please drop this patch and check the one I've sent as part of the qcom
cpuidle series?
Regards,
Amit
> > > + CPU_PC: pc {
> > > + compatible = "arm,idle-state";
> > > + arm,psci-suspend-param = <0x40000003>;
> > > + entry-latency-us = <125>;
> > > + exit-latency-us = <180>;
> > > + min-residency-us = <595>;
> > > + local-timer-stop;
> > > + };
> > > + };
> > > };
> > >
> > > firmware {
> > > --
> > > 2.21.0
> >
> > --
> > ~Vinod
Powered by blists - more mailing lists