[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1557814430-9675-11-git-send-email-stu.hsieh@mediatek.com>
Date: Tue, 14 May 2019 14:13:47 +0800
From: Stu Hsieh <stu.hsieh@...iatek.com>
To: Mauro Carvalho Chehab <mchehab@...nel.org>,
Rob Herring <robh+dt@...nel.org>, CK Hu <ck.hu@...iatek.com>
CC: Mark Rutland <mark.rutland@....com>,
Matthias Brugger <matthias.bgg@...il.com>,
Stu Hsieh <stu.hsieh@...iatek.com>,
<linux-media@...r.kernel.org>, <devicetree@...r.kernel.org>,
<linux-kernel@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-mediatek@...ts.infradead.org>, <srv_heupstream@...iatek.com>
Subject: [PATCH v3 10/13] [media] mtk-mipicsi: set the output address in HW reg
This patch set the output address in HW reg when buffer queue and ISR.
Signed-off-by: Stu Hsieh <stu.hsieh@...iatek.com>
---
.../media/platform/mtk-mipicsi/mtk_mipicsi.c | 39 +++++++++++++++++++
1 file changed, 39 insertions(+)
diff --git a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
index af5655345754..cf46fcd01a19 100644
--- a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
+++ b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
@@ -105,6 +105,7 @@
#define CAMSV_TG_SEN_GRAB_LIN 0x50C
#define CAMSV_TG_PATH_CFG 0x510
+#define IMGO_BASE_ADDR 0x220
#define IMGO_XSIZE 0x230
#define IMGO_YSIZE 0x234
#define IMGO_STRIDE 0x238
@@ -503,12 +504,22 @@ static int mtk_mipicsi_vb2_prepare(struct vb2_buffer *vb)
return 0;
}
+static void mtk_mipicsi_fill_buffer(void __iomem *base, dma_addr_t dma_handle)
+{
+ writel(dma_handle, base + IMGO_BASE_ADDR);
+}
+
static void mtk_mipicsi_vb2_queue(struct vb2_buffer *vb)
{
struct soc_camera_device *icd = soc_camera_from_vb2q(vb->vb2_queue);
struct soc_camera_host *ici = to_soc_camera_host(icd->parent);
struct mtk_mipicsi_dev *mipicsi = ici->priv;
+ unsigned int i = 0;
+ u64 offset = 0;
+ u8 link_index = 0U;
char *va = NULL;
+ u32 bytesperline = mipicsi->bytesperline;
+ u32 height = mipicsi->height;
spin_lock(&mipicsi->queue_lock);
list_add_tail(&(mipicsi->cam_buf[vb->index].queue),
@@ -517,6 +528,20 @@ static void mtk_mipicsi_vb2_queue(struct vb2_buffer *vb)
va = vb2_plane_vaddr(vb, 0);
+ for (i = 0U; (mipicsi->enqueue_cnt == 0UL) && (i < MTK_CAMDMA_MAX_NUM);
+ ++i)
+ if (((mipicsi->link_reg_val >> i) & 0x01U) == 0x01U) {
+ offset = (u64)link_index * bytesperline * height;
+
+ spin_lock(&mipicsi->lock);
+ mtk_mipicsi_fill_buffer(mipicsi->camsv[i],
+ mipicsi->cam_buf[vb->index].vb_dma_addr_phy
+ + offset);
+ spin_unlock(&mipicsi->lock);
+
+ link_index++;
+ }
+
++(mipicsi->enqueue_cnt);
}
@@ -938,6 +963,10 @@ static void mtk_mipicsi_irq_buf_process(struct mtk_mipicsi_dev *mipicsi)
struct mtk_mipicsi_buf *tmp = NULL;
unsigned int index = 0U;
unsigned int next = 0U;
+ u64 offset = 0ULL;
+ u8 link_index = 0U;
+ void __iomem *base = NULL;
+ dma_addr_t pa;
for (i = 0U; i < MTK_CAMDMA_MAX_NUM; ++i)
mipicsi->irq_status[i] = false;
@@ -960,6 +989,16 @@ static void mtk_mipicsi_irq_buf_process(struct mtk_mipicsi_dev *mipicsi)
++i;
}
+ for (i = 0U; i < MTK_CAMDMA_MAX_NUM; ++i) {
+ if (((mipicsi->link_reg_val >> i) & 0x01U) == 0x01U) {
+ offset = (u64)link_index *
+ mipicsi->bytesperline * mipicsi->height;
+ base = mipicsi->camsv[i];
+ pa = mipicsi->cam_buf[next].vb_dma_addr_phy;
+ mtk_mipicsi_fill_buffer(base, pa + offset);
+ link_index++;
+ }
+ }
/*
* fb_list has one more buffer. Free the first buffer to user
* and fill the second buffer to HW.
--
2.18.0
Powered by blists - more mailing lists