[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20190522194529.GJ7281@lunn.ch>
Date: Wed, 22 May 2019 21:45:29 +0200
From: Andrew Lunn <andrew@...n.ch>
To: Sagar Shrikant Kadam <sagar.kadam@...ive.com>
Cc: robh+dt@...nel.org, mark.rutland@....com, peter@...sgaard.com,
palmer@...ive.com, paul.walmsley@...ive.com,
linux-i2c@...r.kernel.org, devicetree@...r.kernel.org,
linux-riscv@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v7 3/3] i2c-ocores: sifive: add polling mode workaround
for FU540-C000 SoC.
On Wed, May 22, 2019 at 02:29:34PM +0530, Sagar Shrikant Kadam wrote:
> The i2c-ocore driver already has a polling mode interface.But it needs
> a workaround for FU540 Chipset on HiFive unleashed board (RevA00).
> There is an erratum in FU540 chip that prevents interrupt driven i2c
> transfers from working, and also the I2C controller's interrupt bit
> cannot be cleared if set, due to this the existing i2c polling mode
> interface added in mainline earlier doesn't work, and CPU stall's
> infinitely, when-ever i2c transfer is initiated.
>
> Ref:
> commit dd7dbf0eb090 ("i2c: ocores: refactor setup for polling")
>
> The workaround / fix under OCORES_FLAG_BROKEN_IRQ is particularly for
> FU540-COOO SoC.
>
> The polling function identifies a SiFive device based on the device node
> and enables the workaround.
>
> Signed-off-by: Sagar Shrikant Kadam <sagar.kadam@...ive.com>
Reviewed-by: Andrew Lunn <andrew@...n.ch>
Andrew
Powered by blists - more mailing lists